# 26" TFT TV SERVICE MANUAL

# TABLE OF CONTENTS

| 1.           | INTROD             | UCTION  | 1        |
|--------------|--------------------|---|----------|
| 2.           | TUNER.             |   | . 1      |
| 3.           | IF PART            | (TDA9886)                                     | . 1      |
| 4.           | MULTI S            | TANDARD SOUND PROCESSOR                       | 2        |
| 5.           | VIDEO S            | SWITCH TEA6415                                | . 2      |
| 6.           | AUDIO A            | AMPLIFIER STAGE WITH TPA3002D2                | 2        |
| 7.           | MAIN PO            | OWER SUPPLY (SMPS) AND POWER INTERFACE BOARD  | 3        |
| 8.           | MICROC             | CONTROLLER                                    | 3        |
| 9.           | SERIAL             | ACCESS CMOS 4K x 8 (32K bit) EEPROM 24C32A    | 3        |
| 10.          | CLASS A            | AB STEREO HEADPHONE DRIVER TDA1308            | 3        |
| 11.          | SAW FIL            | TERS  | 3        |
| 12.          | IC DESC            | RIPTIONS                                      | 4        |
| 12.1         | . TDA              | .9886   | . 5      |
| 12           | .1.1.              | General Description                           | 5        |
| 12           | .1.2.              | Features                                      | . 5      |
| 12           | .1.3.              | Pinning                                       | . 5      |
| 12.2         | . TEA              | 6415C   | 6        |
| 12           | .2.1.              | General Description                           | . 6      |
| 12           | .2.2.              | Features                                      | . 6      |
| 12           | .2.3.              | Pinning                                       | . 6      |
| 12.3         | . 240              | 32A   | /        |
| 12           | .3.1.              | Features                                      | /        |
| 12           | .3.2.              | Description.                                  | /        |
| 12           | .3.3.              | Pin Function table                            | /        |
| 12           | .3.4.              | Functional Descriptions                       | ŏ        |
| 12.4         | . SAA              | 5204  | ŏ        |
| 12           | .4.1.              | Concret Description                           | 0        |
| 12           | 4.Z.               | Din Connections and Short Descriptions        | 0<br>0   |
| 12 5         | <b>4.3.</b><br>IM3 | Pin Connections and Short Descriptions        | 0<br>10  |
| 12.0         | . LIVIO            | General Description                           | 10       |
| 12           | 5 2                | Fasturas                                      | 10       |
| 12.6         |                    | 4l C21  | 10       |
| 12           | .6.1.              | Description                                   | 10       |
| 12           | .6.2.              | Features                                      | 10       |
| 12           | .6.3.              | Pin connections                               | 11       |
| 12.7         | . TLC              | 7733  | 11       |
| 12           | .7.1.              | Description                                   | 11       |
| 12.8         | . 74L'             | VC257A  | 12       |
| 12           | .8.1.              | Features                                      | 12       |
| 12           | .8.2.              | Description                                   | 12       |
| 12           | .8.3.              | Pin Description                               | 12       |
| 12.9         | . 74L'             | VC14A   | 12       |
| 12           | .9.1.              | Features                                      | 12       |
| 12           | .9.2.              | Applications                                  | 12       |
| 12           | .9.3.              | Description                                   | 12       |
| 12           | .9.4.              | Pin Description                               | 13       |
| 12.1         | 0. LM1             | 117   | 13       |
| 12           | .10.1.             | General Description                           | 13       |
| 12           | .10.2.             | Features                                      | 13       |
| 12           | .10.3.             | Applications                                  | 13       |
| 12           | .10.4.             |   | 13       |
| 12.1         | I. IRF             | / J 14- IKF / J 10                            | 14       |
| 12.1         |                    | 04000A<br>1576 52kHz Simple 2A Buck Degulator | 15       |
| 12.1         | J. LIVIZ           | 00295   | 10       |
| ۱۷. ۱۲<br>۱۵ | 4. DOS<br>1/1      | Ceneral Description                           | 17<br>17 |
| 12           |                    | บอาอาสา ปองอายุแบบ                            | 17       |

| 12.14.  | 2. Features   | 17       |
|---------|---|----------|
| 12.14.  | 3. Pin Description  | 18       |
| 12.15.  | MSP34X1G  | 19       |
| 12.15.  | 1. Introduction   | 19       |
| 12.15.  | 2. Features   | 20       |
| 12.15.  | 3. Pin connections  | 20       |
| 12.16.  | TPA3002D  | 22       |
| 12.16.  | 1. Description  | 22       |
| 12.16.  | 2. Pin Connection   | 22       |
| 12.17.  | TDA1308   | 22       |
| 12.17.  | 1. General Description                                      | 22       |
| 12.17.  | 2. Features   | 23       |
| 12.17.  | 3. Pinning  | 23       |
| 12.18.  | PI5V330   | 23       |
| 12.18.  | 1. General Description                                      | 23       |
| 12 19   | AD9883A   | 23       |
| 12.19.  | 1 General Description                                       | 23       |
| 12 19   | 2 Features  | 23       |
| 12 19   | 3 Pin Descriptions  | 24       |
| 12 20   | SAA7118E  | 27       |
| 12 20   | 1 General Description                                       | 27       |
| 12.20.  | 2 Features  | 27       |
| 12.20.  | 2. Pinning  | 28       |
| 12.20.  | TDS72501  | 20       |
| 12.21.  | 1 Ceneral Description                                       | 32       |
| 12.21.  | 2 Features  | 33       |
| 12.21.  |   | 21       |
| 12.22.  |   | 24       |
| 12.23.  | TUF0091   | 34       |
| 12.23.  | T.         General Description           2         Featurea | 34<br>24 |
| 12.23.  | 2. Fedlules   | 34       |
| 12.23.  | 3. Pinning<br>DM/4004                                       | 35       |
| 12.24.  | PW1231  | 35       |
| 12.24.  | 1. General Description       2. Eastwase                    | 35       |
| 12.24.  | 2. Features   | 35       |
| 12.24.  | 3. Applications   | 35       |
| 12.25.  | PW181   | 30       |
| 12.25.  | 1. General Description                                      | 36       |
| 12.25.  | 2. Features   | 36       |
| 12.25.  | 3. Applications   | 36       |
| 12.26.  | SIL151B   | 37       |
| 12.26.  | 1. General Description                                      | 37       |
| 12.26.  |   | 37       |
| 12.27.  | SDRAM 4M X 16 (M148LC4M16A21G-75)                           | 37       |
| 12.27.  | 1. General Description                                      | 37       |
| 12.27.  | ∠. Features   | 38       |
| 12.27.  | 3. Pin Descriptions   | 38       |
| 12.28.  | FLASH 16MBit  | 40       |
| 12.28.  |   | 40       |
| 12.28.  | 2. FEATURES SUMMARY   | 40       |
| 12.29.  | /4LX1G86  | 41       |
| 12.29.  | 1. Features   | 41       |
| 12.29.  | 2. Description  | 41       |
| 12.29.  | 3. Pin Connections and Descriptions                         | 41       |
| 12.30.  | 74HCT4053   | 42       |
| 12.30.  | 1. General Description                                      | 42       |
| 12.30.  | 2. Pin Description  | 42       |
| 13. SEF | RVICE MENU SETTINGS   | 43       |
| 13.1.   | display menu  | 43       |
| 13.2.   | calibration menu  | 45       |
| 13.3.   | deinterlacer menu   | 47       |

| 13.4 | Service menu factory reset values | 49 |
|------|-----------------------------------|----|
| 14.  | BLOCK DIAGRAM                     | 50 |
| 15.  | CIRCUIT DIAGRAMS                  | 51 |

# 1. INTRODUCTION

26" TFT TV is a progressive TV control system with built-in **de-interlacer** and **scaler**. It uses a 1280\*768 panel with 16:9 aspect ratio.The TV is capable of operation in PAL, SECAM, NTSC (playback) colour standards and multiple transmission standards as B/G, D/K, I/I', and L/L' including German and NICAM stereo. Sound system output is supplying 2x8W (10%THD) for stereo 8 $\Omega$  speakers. The chassis is equipped with many inputs and outputs allowing it to be used as a center of a media system.

It supports following peripherals:

- 2 SCART's with all of them supporting full SCART features including RGB input
- 1 AV input. (CVBS+ Stereo Audio)
- 1 SVHS iput
- 1 Stereo Headphone output
- 1 D-Sub 15 PC input
- 1 DVI input (Optional)
- 1 Audio line out
- 1 Stereo audio input for PC/DVI

Other features include, 10 pg Teletext, Picture-In-Picture (PIP), Picture-And-Picture (PAP), Picture-And-Text (PAT) and Picture Zoom.

# 2. TUNER

The tuners used in the design are combined VHF, UHF tuners suitable for CCIR systems B/G, H, L, L', I/I', and D/K. The tuning is available through the digitally controlled  $I^2C$  bus (PLL). Below you will find info on one of the Tuners in use.

#### General description of UV1316:

The UV1316 tuner belongs to the UV 1300 family of tuners, which are designed to meet a wide range of applications. It is a combined VHF, UHF tuner suitable for CCIR systems B/G, H, L, L', I and I'. The low IF output impedance has been designed for direct drive of a wide variety of SAW filters with sufficient suppression of triple transient.

#### Features of UV1316:

- 1. Member of the UV1300 family small sized UHF/VHF tuners
- 2. Systems CCIR: B/G, H, L, L', I and I'; OIRT: D/K
- 3. Digitally controlled (PLL) tuning via l<sup>2</sup>C-bus
- 4. Off-air channels, S-cable channels and Hyperband
- 5. World standardised mechanical dimensions and world standard pinning
- 6. Compact size
- 7. Complies to "CENELEC EN55020" and "EN55013"

#### Pinning:

| 1.  | Gain control voltage (AGC)          | : | 4.0V, Max: 4.5V             |
|-----|-------------------------------------|---|-----------------------------|
| 2.  | Tuning voltage                      |   |                             |
| 3.  | I <sup>2</sup> C-bus address select | : | Max: 5.5V                   |
| 4.  | I <sup>2</sup> C-bus serial clock   | : | Min:-0.3V, Max: 5.5V        |
| 5.  | I <sup>2</sup> C-bus serial data    | : | Min:-0.3V, Max: 5.5V        |
| 6.  | Not connected                       |   |                             |
| 7.  | PLL supply voltage                  | : | 5.0V, Min: 4.75V, Max: 5.5V |
| 8.  | ADC input                           |   |                             |
| 9.  | Tuner supply voltage                | : | 33V, Min: 30V, Max: 35V     |
| 10. | Symmetrical IF output 1             |   |                             |
|     |                                     |   |                             |

11. Symmetrical IF output 2

# 3. IF PART (TDA9886)

The TDA9886 is an alignment-free multistandard (PAL, SECAM and NTSC) vision and sound IF signal PLL Both devices can be used for TV, VTR, PC and set-top box applications.

The following figure shows the simplified block diagram of the integrated circuit. The integrated circuit comprises the following functional blocks: VIF amplifier, Tuner and VIF-AGC, VIF-AGC detector, Frequency Phase-Locked Loop (FPLL) detector, VCO and divider, Digital acquisition help and AFC, Video demodulator and amplifier, Sound carrier trap, SIF amplifier, SIF-AGC detector, Single reference QSS mixer, AM demodulator, FM demodulator and acquisition help, Audio amplifier and mute time constant, I<sup>2</sup>C-bus transceivers and MAD (module address), Internal voltage stabilizer.



[3] Not connected for TDA9885.

# 4. MULTI STANDARD SOUND PROCESSOR

The MSP34x1G family of single-chip Multistandard Sound Processors covers the sound processing of all analog TV-Standards worldwide, as well as the NICAM digital sound standards. The full TV sound processing, starting with analog sound IF signal-in, down to processed analog AF-out, is performed on a single chip.

These TV sound processing ICs include versions for processing the multichannel television sound (MTS) signal conforming to the standard recommended by the Broadcast Television Systems Committee (BTSC). The DBX noise reduction, or alternatively, Micronas Noise Reduction (MNR) is performed alignment free. Other processed standards are the Japanese FM-FM multiplex standard (EIA-J) and the FM Stereo Radio standard.

Current ICs have to perform adjustment procedures in order to achieve good stereo separation for BTSC and EIA-J. The MSP34x1G has optimum stereo performance without any adjustments.

# 5. VIDEO SWITCH TEA6415

In case of three or more external sources are used, the video switch IC TEA6415 is used. The main function of this device is to switch 8 video-input sources on the 6 outputs.

Each output can be switched on only one of each input. On each input an alignment of the lowest level of the signal is made (bottom of sync. top for CVBS or black level for RGB signals).

Each nominal gain between any input and output is 6.5dB.For D2MAC or Chroma signal the alignment is switched off by forcing, with an external resistor bridge, 5VDC on the input. Each input can be used as a normal input or as a MAC or Chroma input (with external Resistor Bridge). All the switching possibilities are changed through the BUS. Driving 75ohm load needs an external resistor. It is possible to have the same input connected to several outputs.

#### 6. AUDIO AMPLIFIER STAGE WITH TPA3002D2

The TPA3002D2 is a 9-W (per channel) efficient, Class-D audio amplifier for driving bridged-tied stereo speakers. The TPA3002D2 can drive stereo speakers as low as 8  $\Omega$ . The high efficiency of the TPA3002D2 eliminates the need for external heatsinks when playing music.

# 7. MAIN POWER SUPPLY (SMPS) AND POWER INTERFACE BOARD

The DC voltages required at various parts of the chassis and inverters are provided by an main power supply unit and power interface board. The main power supply unit is designed for 24V and 12V DC supply. Power interface board generates +12V for audio amplifier, 5V and 3.3V stand by voltage and 8V, 12V, 5V and 3V3 supplies for other different parts of the chassis.

An optocoupler is used to control the regulation of line voltage and stand-by power consumption. There is a regulation circuit in secondary side. During the switch on period of the transistor, energy is stored in the transformer. During the switch off period energy is fed to the load via secondary winding. By varying switch-on time of the power transistor, it controls each portion of energy transferred to the second side such that the output voltage remains nearly independent of load variations.

# 8. MICROCONTROLLER

The microprocessor is embedded inside PW181 chip which also handles scaling, frame rate conversion and OSD generation. The on-chip 16-bit microprocessor is a Turbo x86-compatible processor core with on-chip peripherals (timers, interrupt controller, 2-wire serial master/slave interface, UART, I/O ports, and more). Special peripherals such as Infrared (IR) pulse decoders and a digital pulse width modulator (PWM) are also included. There are two independent 2-wire serial master/slave interface modules that can be multiplexed to control up to five 2-wire serial ports. The slave 2-wire interface is designed for HDCP use only (and requires the use of HDCP Image Processors). On-chip RAM of up to 64 Kbytes is available. A complete microprocessor system can be implemented simply by adding external ROM. The on-chip processor can be disabled to allow external processor control of all internal functions.

# 9. SERIAL ACCESS CMOS 4K x 8 (32K bit) EEPROM 24C32A

The Microchip Technology Inc. 24C32A is a 4K x 8 (32K bit) Serial Electrically Erasable PROM. It has been developed for advanced, low power applications such as personal communications or data acquisition. The 24C32A also has a page-write capability of up to 32 bytes of data. The 24C32A is capable of both random and sequential reads up to the 32K boundary. Functional address lines allow up to eight 24C32A devices on the same bus, for up to 256K bits address space. Advanced CMOS technology and broad voltage range make this device ideal for low-power/low-voltage, non-volatile code and data applications.

# **10. CLASS AB STEREO HEADPHONE DRIVER TDA1308**

The TDA1308 is an integrated class AB stereo headphone driver contained in a DIP8 plastic package. The device is fabricated in a 1 mm CMOS process and has been primarily developed for portable digital audio applications.

# **11. SAW FILTERS**

#### K9656M:

Standard:

- B/G
- D/K
- |
- L/L'

#### Features

- TV IF audio filter with two channels
- Channel 1 (L') with one pass band for sound carriers at 40,40 MHz (L') and 39,75 MHz (L'- NICAM)
- Channel 2 (B/G, D/K, L, I) with one pass band for sound carriers between 32,35 MHz and 33,40 MHz

#### Terminals

• Tinned CuFe alloy

#### Pin configuration

- 1 Input
- 2 Switching input
- 3 Chip carrier ground
- 4 Output
- 5 Output

# K3953M:

- Standard:
- B/G
- D/K
- |
- L/L'

#### Features

TV IF video filter with Nyquist slopes at 33,90 MHz and 38,90 MHz Constant group delay Suitable for CENELEC EN 55020

#### Terminals

Tinned CuFe alloy

#### **Pin configuration**

1 Input 2 Input - ground 3 Chip carrier - ground 4 Output 5 Output

# **12. IC DESCRIPTIONS**

TDA9886 **TEA6415C** 24C32 SAA5264 LM317T ST24LC21 TLC7733 74LVC257A 74LVC14A LM1117 IRF7314 IRF7316 MC34063A LM2576 DS90C385 MSP3411G TPA3002D TDA1308 PI5V330 AD9883A SAA7118E TPS72501 TSOP1136 PCF8591 PW1231 PW181 SIL151B SDRAM 4M x 16 (MT48LC4M16A2TG-75) FLASH 74LX1G86 74HCT4053

# 12.1. TDA9886

#### 12.1.1. General Description

The TDA9885 is an alignment-free single standard (without positive modulation) vision and sound IF signal PLL.

#### 12.1.2. Features

• 5 V supply voltage

• Gain controlled wide-band Vision Intermediate Frequency (VIF) amplifier (AC-coupled)

• Multistandard true synchronous demodulation with active carrier regeneration (very linear demodulation, good intermodulation figures, reduced harmonics, excellent pulse response)

• Gated phase detector for L/L accent standard

• Fully integrated VIF Voltage Controlled Oscillator (VCO), alignment-free; frequencies switchable for all negative and positive modulated standards via l<sup>2</sup>C-bus

• Digital acquisition help, VIF frequencies of 33.4, 33.9, 38.0, 38.9, 45.75 and 58.75 MHz

• 4 MHz reference frequency input [signal from Phase-Locked Loop (PLL) tuning system] or operating as crystal oscillator

• VIF Automatic Gain Control (AGC) detector for gain control, operating as peak sync detector for negative modulated signals and as a peak white detector for positive modulated signals

• Precise fully digital Automatic Frequency Control (AFC) detector with 4-bit digital-to-analog converter; AFC bits via I<sup>2</sup>C -bus readable

• TakeOver Point (TOP) adjustable via I2C-bus or alternatively with potentiometer

• Fully integrated sound carrier trap for 4.5, 5.5, 6.0 and 6.5 MHz, controlled by FM-PLL oscillator

• Sound IF (SIF) input for single reference Quasi Split Sound (QSS) mode (PLL controlled)

• SIF AGC for gain controlled SIF amplifier; single reference QSS mixer able to operate in high performance single reference QSS mode and in intercarrier mode, switchable via I<sup>2</sup>C-bus

AM demodulator without extra reference circuit

• Alignment-free selective FM-PLL demodulator with high linearity and low noise

• I<sup>2</sup>C-bus control for all functions

• I<sup>2</sup>C-bus transceiver with pin programmable Module Address (MAD).

#### 12.1.3. Pinning

| SYMBOL | PIN | DESCRIPTION                              |
|--------|-----|--|
| VIF1   | 1   | VIF differential input 1                 |
| VIF2   | 2   | VIF differential input 2                 |
| OP1    | 3   | output 1 (open-collector)                |
| FMPLL  | 4   | FM-PLL for loop filter                   |
| DEEM   | 5   | de-emphasis output for capacitor         |
| AFD    | 6   | AF decoupling input for capacitor        |
| DGND   | 7   | digital ground                           |
| AUD    | 8   | audio output                             |
| TOP    | 9   | tuner AGC TakeOver Point (TOP)           |
| SDA    | 10  | I <sup>2</sup> C-bus data input/output   |
| SCL    | 11  | I <sup>2</sup> C-bus clock input         |
| SIOMA  | 12  | sound intercarrier output and MAD select |
| n.c.   | 13  | not connected                            |
| TAGC   | 14  | tuner AGC output                         |
| REF    | 15  | 4 MHz crystal or reference input         |
| VAGC   | 16  | VIF-AGC for capacitor; note 1            |
| CVBS   | 17  | video output                             |
| AGND   | 18  | analog ground                            |
| VPLL   | 19  | VIF-PLL for loop filter                  |
| VP     | 20  | supply voltage (+5 V)                    |
| AFC    | 21  | AFC output                               |
| OP2    | 22  | output 2 (open-collector)                |
| SIF1   | 23  | SIF differential input 1                 |
| SIF2   | 24  | SIF differential input 2                 |

5

# 12.2. TEA6415C

#### 12.2.1. General Description

The main function of the IC is to switch 8 video input sources on 6 outputs. Each output can be switched on only one of each input. On each input an alignment of the lowest level of the signal is made (bottom of synch. top for CVBS or black level for RGB signals). Each nominal gain between any input and output is 6.5dB. For D2MAC or Chroma signal the alignment is switched off by forcing, with an external resistor bridge, 5 Vbc on the input. Each input can be used as a normal input or as a MAC or Chroma input (with external resistor bridge). All the switching possibilities are changed through the BUS. Driving  $75\Omega$  load needs an external transistor. It is possible to have the same input connected to several outputs. The starting configuration upon power on (power supply: 0 to 10V) is undetermined. In this case, 6 words of 16 bits are necessary to determine one configuration. In other case, 1 word of 16 bits is necessary to determine one configuration.

#### 12.2.2. Features

- 20MHz Bandwidth
- Cascadable with another TEA6415C (Internal address can be changed by pin 7 voltage)
- 8 Inputs (CVBS, RGB, MAC, CHROMA, ...)
- 6 Outputs

• Possibility of MAC or chroma signal for each input by switching-off the clamp with an external resistor bridge

- Bus controlled
- 6.5dB gain between any input and output
- 55dB crosstalk at 5 mHz
- Fully ESD protected

#### 12.2.3. Pinning

| 1.<br>2.   | Input<br>Data      | :      | Max<br>Low lev<br>High lev | el<br>/el | : 2Vpp, Input Current: 1<br>: -0.3V Max: 1.5V,<br>: 3.0V Max : Vcc+0 | mA, Max: 3mA)<br>).5V | ¥.    |
|------------|--------------------|--------|----------------------------|-----------|--|-----------------------|-------|
| 3.         | Input              | :      | Max                        |           | : 2Vpp, Input Current:   | 1mA, Max              | : 3mA |
| 4.         | Clock              | :      | Low lev<br>High lev        | ei<br>/el | : -0.3V Max: 1.5V,<br>: 3.0V Max : Vcc+(                             | ).5V                  |       |
| 5.         | Input              | :      | Max                        |           | : 2Vpp, Input Current: 1   | mA, Max: 3mA          | 4     |
| 6.         | Input              | :      | Max                        |           | : 2Vpp, Input Current: 1   | mA, Max: 3mA          | 4     |
| 7.         | Prog               |        |                            |           |  |                       |       |
| 8.         | Input              | :      | Max                        | : 2Vpp,   | Input Current: 1mA, Ma   | x: 3mA                |       |
| 9.         | Vcc                | :      | 12V                        |           |  |                       |       |
| 10.        | Input              | :      | Max                        | : 2Vpp,   | Input Current: 1mA, Ma   | x: 3mA                |       |
| 11.        | Input              | :      | Max                        | : 2Vpp,   | Input Current: 1mA, Ma   | x: 3mA                |       |
| 12.        | Ground             |        |                            |           |  |                       |       |
| 13.        | Output :           | 5.5Vpp |                            | Min : 4.  | 5Vpp   |                       |       |
| 14.        | Output :           | 5.5Vpp |                            | Min : 4.  | 5Vpp   |                       |       |
| 15.        | Output :           | 5.5Vpp |                            | Min : 4.  | 5Vpp   |                       |       |
| 16.        | Output :           | 5.5Vpp |                            | Min : 4.  | 5Vpp   |                       |       |
| 17.        | Output :           | 5.5Vpp |                            | Min : 4.  | 5Vpp   |                       |       |
| 18.<br>19. | Output :<br>Ground | 5.5Vpp | 1                          | Min : 4.  | 5Vpp   |                       |       |
| 20.        | Input              | :      |                            | Max : 2   | Vpp, Input Current   | : 1mA, Max            | : 3mA |

# 12.3. 24C32A

#### 12.3.1. Features

- Voltage operating range: 4.5V to 5.5V
- Maximum write current 3 mA at 5.5V
- Standby current 1 mA typical at 5.0V
- 2-wire serial interface bus,  $I^2C^{TM}$  compatible
- 100 kHz and 400 kHz compatibility
- Self-timed ERASE and WRITE cycles
- Power on/off data protection circuitry
- Hardware write protect
- 1,000,000 Erase/Write cycles guaranteed
- 32-byte page or byte write modes available
- Schmitt trigger filtered inputs for noise suppression
- Output slope control to eliminate ground bounce
- 2 ms typical write cycle time, byte or page
- Up to eight devices may be connected to the same bus for up to 256K bits total memory
- Electrostatic discharge protection > 4000V
- Data retention > 200 years
- 8-pin PDIP and SOIC packages
- Temperature ranges
- Commercial (C): 0°C to 70°C
- Industrial (I): -40°C to +85°C
- Automotive (E): -40°C to +125°C

#### 12.3.2. Description

The Microchip Technology Inc. 24C32A is a 4K x 8 (32K bit) Serial Electrically Erasable PROM. It has been developed for advanced, low power applications such as personal communications or data acquisition. The 24C32A also has a page-write capability of up to 32 bytes of data. The 24C32A is capable of both random and sequential reads up to the 32K boundary. Functional address lines allow up to eight 24C32A devices on the same bus, for up to 256K bits address space. Advanced CMOS technology and broad voltage range make this device ideal for low-power/low-voltage, non-volatile code and data applications. The 24C32A is available in the standard 8-pin plastic DIP and both 150 mil and 200 mil SOIC packaging.

#### 12.3.3. Pin Function table

| Name            | Function                       |
|-----------------|--------------------------------|
| A0, A1, A2      | User Configurable Chip Selects |
| V <sub>ss</sub> | Ground                         |
| SDA             | Serial Address/Data I/O        |
| SCL             | Serial Clock                   |
| WP              | Write Protect Input            |
| V <sub>cc</sub> | +4.5V to 5.5V Power Supply     |

#### 12.3.4. Functional Descriptions

The 24C32A supports a Bi-directional 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus must be controlled by a master device which generates the Serial Clock (SCL), controls the bus access, and generates the START and STOP conditions, while the 24C32A works as slave. Both master and slave can operate as transmitter or receiver but the master device determines which mode is activated.

# 12.4. SAA5264

#### 12.4.1. Features

The following features apply to both SAA5264 and SAA5265:

- Complete 625 line teletext decoder in one chip reduces printed circuit board area and cost
- Automatic detection of transmitted fastext links or service information (packet 8/30)
- On-Screen Display (OSD) for user interface menus using teletext and dedicated menu icons
- Video Programming System (VPS) decoding
- Wide Screen Signalling (WSS) decoding
- Pan-European, Cyrillic, Greek/Turkish and French/Arabic character sets in each chip
- High-level command interface via I<sup>2</sup>C-bus gives easy control with a low software overhead
- High-level command interface is backward compatible to Stand-Alone Fastext And Remote Interface (SAFARI)
- 625 and 525 line display
- RGB interface to standard colour decoder ICs, current source
- Versatile 8-bit open-drain Input/Output (I/O) expander, 5 V tolerant
- Single 12 MHz crystal oscillator
- 3.3 V supply voltage.

#### SAA5264 features

- Automatic detection of transmitted pages to be selected by page up and page down
- 8 Page fastext decoder
- Table Of Pages (TOP) decoder with Basic Top Table (BTT) and Additional Information Tables (AITs)
- 4 Page user-defined list mode.

#### 12.4.2. General Description

The SAA5264 is a single-chip ten page 625-line World System Teletext decoder with a high-level command interface, and is SAFARI compatible.

The device is designed to minimize the overall system cost, due to the high-level command interface offering the benefit of a low software overhead in the TV microcontroller.

- The SAA5264 has the following functionality:
- 10 page teletext decoder with OSD, Fastext, TOP, default and list acquisition modes
- Automatic channel installation support
- Closed caption acquisition and display
- Violence Chip (VChip) support.

#### 12.4.3. Pin Connections and Short Descriptions

| SYMBOL   | PIN  | TYPE | DESCRIPTION  |  |  |  |  |
|--|--|------|--|--|--|--|--|
| Port 2: 8-bit prog   | Port 2: 8-bit programmable bidirectional port with alternative functions |      |  |  |  |  |  |
| P2.0/PWM   | 1  | I/O  | output for 14-bit high precision Pulse Width Modulator (PWM)       |  |  |  |  |
| P2.1/PWM0  | 2  | I/O  | outputs for 6-bit PWMs 0 to 6                                      |  |  |  |  |
| P2.2/PWM1  | 3  | I/O  |  |  |  |  |  |
| P2.3/PWM2  | 4  | I/O  |  |  |  |  |  |
| P2.4/PWM3  | 5  | I/O  |  |  |  |  |  |
| P2.5/PWM4  | 6  | I/O  |  |  |  |  |  |
| P2.6/PWM5  | 7  | I/O  |  |  |  |  |  |
| P2.7/PWM6  | 8  | I/O  |  |  |  |  |  |
| Port 3: 8-bit programmable bidirectional port with alternative functions |  |      |  |  |  |  |  |
| P3.0/ADC0  | 9  | I/O  | inputs for the software Analog-to-Digital-Converter (ADC) facility |  |  |  |  |
| P3.1/ADC1  | 10   | I/O  |  |  |  |  |  |

| P3.2/ADC2          | 11     | I/O          |  |
|--------------------|--------|--------------|--|
| P3.3/ADC3          | 12     | I/O          |  |
| P3.4/PWM7          | 30     | I/O          | output for 6-bit PWM7  |
| V <sub>SSC</sub>   | 13     | I/O          | core ground  |
| Port 0: 8-bit prog | rammab | le bidirecti | onal port  |
| SCL(NVRAM)         | 14     |              | I <sup>2</sup> C-bus Serial Clock input to Non-Volatile RAM  |
| SDA(NVRAM)         | 15     | 1/0          | I <sup>-</sup> C-bus Serial Data input/output (Non-Volatile RAM)   |
| P0.2               | 16     | 1/0          | input/output for general use   |
| P0.3               | 17     | 1/0          | input/output for general use   |
| P0.4               | 10     | 1/0          | Input/output for general use   |
| P0.5               | 19     | 1/0          | Diodes (LEDs)  |
| P0.6               | 20     | 1/0          |  |
| P0.7               | 21     | 1/0          | input/output for general use   |
| V <sub>SSA</sub>   | 22     | -            | analog ground  |
| CVBS0              | 23     | 1            | 1V   |
| CVBS1              | 24     | 1            | (peak-to-peak) input is required; connected via a 100 nF capacitor   |
| SYNC_FILTER        | 25     | 1            | sync-pulse-filter input for CVBS; this pin should be connected to $V_{\text{SSA}}$ via a 100 nF capacitor  |
| IREF               | 26     | I            | reference current input for analog circuits; for correct operation a 24 $\kappa \Omega$ resistor should be connected to $V_{COA}$  |
| FRAME              | 27     | 0            | Frame de-interlace output synchronized with the VSYNC pulse to produce a non-interlaced display by adjustment of the vertical  |
| TEOT               | 00     |              | deflection circuits  |
|                    | 28     |              | not available; connect this pin to V <sub>SSA</sub>  |
| COR                | 29     | 0            | selective contrast reduction of the TV picture to enhance a mixed mode display   |
|                    | 30     | I/O          | P3.4/PWM7 (described above)  |
| V <sub>DDA</sub>   | 31     | -            | analog supply voltage (3.3 V)  |
| В                  | 32     | 0            | Blue colour information pixel rate output  |
| G                  | 33     | 0            | Green colour information pixel rate output   |
| R                  | 34     | 0            | Red colour information pixel rate output   |
| VDS                | 35     | 0            | video/data switch push-pull output for pixel rate fast blanking  |
| HSYNC              | 36     | 1            | horizontal sync pulse input: Schmitt triggered for a Transistor<br>Transistor Level (TTL) version; the polarity of this pulse is<br>programmable by register bit TXT1.H POLARITY |
| VSYNC              | 37     | I            | vertical sync pulse input; Schmitt triggered for a TTL version; the polarity of this pulse is programmable by register bit TXT1.V POLARITY                                       |
| V <sub>SSP</sub>   | 38     | -            | periphery ground   |
| V <sub>DDC</sub>   | 39     | -            | core supply voltage (+3.3 V)   |
| OSCGND             | 40     | -*           | crystal oscillator ground  |
| XTALIN             | 41     | 1            | 12 MHz crystal oscillator input  |
| XTALOUT            | 42     | 0            | 12 MHz crystal oscillator output   |
| RESET              | 43     | 1            | reset input; if this pin is HIGH for at least 2 machine cycles (24   |
|                    |        |              | oscillator periods) while the oscillator is running, the device resets; this pin should be connected to $V_{DDP}$ via a capacitor  |
| V <sub>DDP</sub>   | 44     | -            | periphery supply voltage (+3.3 V)  |
| Port 1: 8-bit prog | rammab | le bidirecti | onal port  |
| P1.0               | 45     | I/O          | input/output for general use   |
| P1.1               | 46     | I/O          | input/output for general use   |
| P1.2               | 47     | I/O          | input/output for general use   |
| P1 3               | 48     | 1/0          | input/output for general use   |
| sci                | 49     | 1            | I <sup>2</sup> C-bus Serial Clock input from application   |
| JOL                |        |              | · · · · · · · · · · · · · · · · · · ·  |

| SDA  | 50 | I/O | I <sup>2</sup> C-bus Serial Data input from (application) |
|------|----|-----|---|
| P1.4 | 51 | I/O | input/output for general use                              |
| P1.5 | 52 | I/O | input/output for general use                              |

# 12.5. LM317

#### 12.5.1. General Description

The LM117/LM217/LM317 are monolithic integrated circuit in TO-220, ISOWATT220, TO-3 and D <sup>2</sup> PAK packages intended for use as positive adjustable voltage regulators.

They are designed to supply more than 1.5A of load current with an output voltage adjustable over a 1.2 to 37V range.

The nominal output voltage is selected by means of only a resistive divider, making the device exceptionally easy to use and eliminating the stocking of many fixed regulators.

#### 12.5.2. Features

- Output voltage range : 1.2 To 37V
- Output current In excess of 1.5A
- 0.1% Line and Load Regulation
- Floating Operation for High Voltages
- Complete Series of Protections : Current Limiting, Thermal Shutdown And Soa Control

# 12.6. ST24LC21

#### 12.6.1. Description

The ST24LC21 is a 1K bit electrically erasable programmable memory (EEPROM), organized by 8 bits. This device can operate in two modes: Transmit Only mode and I<sup>2</sup>C bidirectional mode. When powered, the device is in Transmit Only mode with EEPROM data clocked out from the rising edge of the signal applied on VCLK. The device will switch to the I<sup>2</sup>C bidirectional mode upon the falling edge of the signal applied on SCL pin. The ST24LC21 can not switch from the I<sup>2</sup>C bidirectional mode to the Transmit Only mode (except when the power supply is removed). The device operates with a power supply value as low as 2.5V. Both Plastic Dual-in-Line and Plastic Small Outline packages are available.

#### 12.6.2. Features

- 1 million Erase/Write cycles
- 40 years data retention
- 2.5V To 5.5V single supply voltage
- 400k Hz compatibility over the full range of supply voltage
- Two wire serial interface I<sup>2</sup>C bus compatible
- Page Write (Up To 8 Bytes)
- Byte, random and sequential read modes
- Self timed programming cycle
- Automatic address incrementing
- Enhanced ESD/Latch up
- Performances

#### 12.6.3. Pin connections



#### Signal names

| SDA             | Serial data Address Input/Output         |  |  |  |
|-----------------|--|--|--|--|
| SCL             | SCL Serial Clock (I <sup>2</sup> C mode) |  |  |  |
| V <sub>cc</sub> | Supply voltage                           |  |  |  |
| V <sub>ss</sub> | Ground                                   |  |  |  |
| VCLK            | Clock transmit only mode                 |  |  |  |

#### 12.7. TLC7733

#### 12.7.1. Description

The TLC77xx family of micropower supply voltage supervisors are designed for reset control, primarily in microcomputer and microprocessor systems.

During power-on, RESET is asserted when  $V_{DD}$  reaches 1 V. After minimum  $V_{DD}$  (. 2 V) is established, the circuit monitors SENSE voltage and keeps the reset outputs active as long as SENSE voltage ( $V_{I(SENSE)}$ )

remains below the threshold voltage. An internal timer delays return of the output to the inactive state to ensure proper system reset. The delay time, t<sub>d</sub>, is determined by an external capacitor:

t<sub>d</sub> = 2.1 x 10 4 x C<sub>T</sub>

where

 $C_{\mathsf{T}}$  is in farads

 $t_{\tt d} \text{ is in seconds}$ 

The TLC77xx has a fixed SENSE threshold voltage set by an internal voltage divider. When SENSE voltage drops below the threshold voltage, the outputs become active and stay in that state until SENSE voltage returns above threshold voltage and the delay time,  $t_d$ , has expired.

In addition to the power-on-reset and undervoltage-supervisor function, the TLC77xx adds power-down control support for static RAM. When CONTROL is tied to GND, RESET will act as active high. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure. By driving the chip select (CS) of the memory circuit with the RESET output of the TLC77xx and with the CONTROL driven by the memory bank select signal (CSH1) of the microprocessor (see Figure 10), the memory circuit is automatically disabled during a power loss. (In this application the TLC77xx power has to be supplied by the battery.)

The TLC77xxQ is characterized for operation over a temperature range of  $-40^{\circ}$ C to 125°C, and the TLC77xxI is characterized for operation over a temperature range of  $-40^{\circ}$ C to 85°C.

# 12.8. 74LVC257A

#### 12.8.1. Features

Wide supply voltage range of 1.2 to 3.6 V In accordance with JEDEC standard no. 8-1A CMOS lower power consumption Direct interface with TTL levels Output drive capability 50 \_ transmission lines at 85°C 5 Volt tolerant inputs/outputs, for interfacing with 5 Volt logic

#### 12.8.2. Description

The 74LVC257A is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3V or 5.0V devices. In 3-State operation, outputs can handle 5V. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.

The 74LVC257A is a quad 2-input multiplexer with 3-state outputs, which select 4 bits of data from two sources and are controlled by a common data select input (S). The data inputs from source 0 (1I  $_0$  to 4I  $_0$ ) are selected when input S is LOW and the data inputs from source 1 (1I  $_1$  to 4I  $_1$ ) are selected when S in HIGH. Data appears at the outputs (1Y to 4Y) in true (non-inverting) form from the selected inputs. The 74LVC257A is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S. The outputs are forced to a high impedance OFF-state when OE is HIGH.

#### 12.8.3. Pin Description

| PIN NUMBER   | SYMBOL                             | DESCRIPTION                              |
|--------------|------------------------------------|--|
| 1            | S                                  | Common data select input                 |
| 2, 5, 11, 14 | 1  <sub>0</sub> to 4  <sub>0</sub> | Data inputs from source 0                |
| 3, 6, 10, 13 | 1  <sub>1</sub> to 4  <sub>1</sub> | Data outputs from source 1               |
| 4,7,9,12     | 1Y to 4Y                           | 3-State multiplexer outputs              |
| 8            | GND                                | Ground (0V)                              |
| 15           | OE                                 | 3-State output enable input (active LOW) |
| 16           | V <sub>cc</sub>                    | Positive supply voltage                  |

# 12.9. 74LVC14A

#### 12.9.1. Features

- Wide supply voltage range of 1.2 to 3.6 V
- In accordance with JEDEC standard no. 8-1A
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels

# 12.9.2. Applications

- Wave and pulse shapers for highly noisy environments
- Astable multivibrators
- Monostable multivibrators

#### 12.9.3. Description

The 74LVC14A is a high-performance, low power, low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V/5 V environment.

The 74LVC14A provides six inverting buffers with Schmitt-trigger action. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

#### 12.9.4. Pin Description

| PIN NUMBER         | SYMBOL          | DESCRIPTION             |
|--------------------|-----------------|-------------------------|
| 1, 3, 5, 9, 11, 13 | 1A – 6A         | Data inputs             |
| 2, 4, 6, 8, 10, 12 | 1Y – 6Y         | Data outputs            |
| 7                  | GND             | Ground (0V)             |
| 14                 | V <sub>cc</sub> | Positive supply voltage |

#### 12.10. LM1117

#### 12.10.1. General Description

The LM1117 is a series of low dropout voltage regulators with a dropout of 1.2V at 800mA of load current. It has the same pin-out as National Semiconductor's industry standard LM317. The LM1117 is available in an adjustable version, which can set the output voltage from 1.25V to 13.8V with only two external resistors. In addition, it is also available in five fixed voltages, 1.8V, 2.5V, 2.85V, 3.3V, and 5V. The LM1117 offers current limiting and thermal shutdown. Its circuit includes a zener trimmed bandgap reference to as-sure output voltage accuracy to within  $\pm$ 1%. The LM1117 series is available in SOT-223, TO-220, and TO-252 D-PAK packages. A minimum of 10µF tantalum capacitor is required at the output to improve the transient response and stability.

#### 12.10.2. Features

- Available in 1.8V, 2.5V, 2.85V, 3.3V, 5V, and Adjustable Versions
- Space Saving SOT-223 Package
- Current Limiting and Thermal Protection
- Output Current 800mA
- Line Regulation 0.2% (Max)
- Load Regulation 0.4% (Max)
- Temperature Range
- LM1117 0°C to 125°C
- LM1117I -40°C to 125°C

#### 12.10.3. Applications

- 2.85V Model for SCSI-2 Active Termination
- Post Regulator for Switching DC/DC Converter
- High Efficiency Linear Regulators
- Battery Charger
- Battery Powered Instrumentation







# 12.11. IRF7314- IRF7316

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The SO-8 has been modified through a customized leadframe for enhanced thermal characteristics and multiple-die capability making it ideal in a variety of power applications. With these improvements, multiple devices can be used in an application with dramatically reduced board space. The package is designed for vapor phase, infra red, or wave soldering techniques.



#### <u>IRF7316</u>

| HEXFET <sup>®</sup> Power MOSFET          |                            |  |                            |  |  |  |  |  |  |
|---|----------------------------|--|----------------------------|--|--|--|--|--|--|
| S1  | V <sub>DSS</sub> = -20V    |  | V <sub>DSS</sub> = -30V    |  |  |  |  |  |  |
| S2 11 3 6 11 D2<br>G2 14 5 D2<br>Top View | $R_{DS(on)} = 0.058\Omega$ |  | $R_{DS(on)} = 0.058\Omega$ |  |  |  |  |  |  |

# Absolute Maximum Ratings (TA = 25°C Unless Otherwise Noted) (IRF7314)

|  |          | Symbol   | Maximum      | Units |  |
|--|----------|----------|--------------|-------|--|
| Drain-Source Voltage                         |          | Vds      | -20          | X7    |  |
| Gate-Source Voltage                          |          | Vgs      | ± 12         | v     |  |
| Continuous Drain Current                     | TA= 25°C | т        | -5.3         |       |  |
|  | TA= 70°C | 1        | -4.3         | ^     |  |
| Pulsed Drain Current                         |          | ldм      | -21          | A     |  |
| Continuous Source Current (Diode Conduction) |          | ls       | -2.5         |       |  |
|  | TA= 25°C |          | 2.0          |       |  |
| Maximum Power Dissipation                    |          | Р        |              | W     |  |
|  |          |          | 1.3          |       |  |
| Single Pulse Avalanche Energy                | •        | Eas      | 150          | mJ    |  |
| Avalanche Current                            |          | lar      | -2.9         | A     |  |
| Repetitive Avalanche Energy                  |          | Ear      | 0.20         | mJ    |  |
| Peak Diode Recovery dv/dt                    |          | dv/dt    | -5.0         | V/ ns |  |
| Junction and Storage Temperature Range       |          | TJ, TSTG | -55 to + 150 | °C    |  |

# Absolute Maximum Ratings (TA = 25°C Unless Otherwise Noted) (IRF7316)

|  |          | Symbol | Maximum | Units |  |
|--|----------|--------|---------|-------|--|
| Drain-Source Voltage   |          | Vds    | -30     | V     |  |
| Gate-Source Voltage       Continuous Drain Current       Ta= 25°C       Ta= 20°C |          | Vgs    | ± 20    | v     |  |
| Continuous Drain Current   | TA= 25°C | т      | -4.9    |       |  |
|  | TA= 70°C | 1      | -3.9    | •     |  |
| Pulsed Drain Current   |          | Ідм    | -30     | A     |  |
| Continuous Source Current (Diode Conduction)                                     |          | ls     | -2.5    |       |  |
| Maximum Rower Dissinction  | TA= 25°C | D      | 2.0     | W     |  |
|  | TA= 70°C | P      | 1.3     |       |  |
| Single Pulse Avalanche Energy  |          | Eas    | 140     | mJ    |  |
| Avalanche Current  |          | lar    | -2.8    | A     |  |
| Repetitive Avalanche Energy  |          | Ear    | 0.20    | mJ    |  |
| Peak Diode Recovery dv/dt  |          | dv/dt  | -5.0    | V/ ns |  |

| Junction and Storage Temperature Range | TJ, TSTG | -55 to + 150 | °C |
|--|----------|--------------|----|
|--|----------|--------------|----|

# 12.12. MC34063A

# 1.5 A, Step-Up/Down/Inverting Switching Regulators

The MC34063A Series is a monolithic control circuit containing the primary functions required for DC-to-DC converters. These devices consist of an internal temperature compensated reference, comparator, controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This series was specifically designed to be incorporated in Step-Down and Step-Up and Voltage-Inverting applications with a minimum number of external components. Refer to Application Notes AN920A/D and AN954/D for additional design information.

#### Features:

- Operation from 3.0 V to 40 V Input
- Low Standby Current
- Current Limiting
- Output Switch Current to 1.5 A
- Output Voltage Adjustable
- Frequency Operation to 100 kHz
- Precision 2% Reference
- Pb-Free Packages are Available



This device contains 51 active transistors.

Figure 1. Representative Schematic Diagram

#### PIN CONNECTIONS



# MC34063A, MC33063A, NCV33063A

#### MAXIMUM RATINGS

| Rating   | Symbol                  | Value       | Unit |
|--|-------------------------|-------------|------|
| Power Supply Voltage                               | V <sub>CC</sub>         | 40          | Vdc  |
| Comparator Input Voltage Range                     | V <sub>IR</sub>         | -0.3 to +40 | Vdc  |
| Switch Collector Voltage                           | V <sub>C(switch)</sub>  | 40          | Vdc  |
| Switch Emitter Voltage (V <sub>Pin 1</sub> = 40 V) | V <sub>E(switch)</sub>  | 40          | Vdc  |
| Switch Collector to Emitter Voltage                | V <sub>CE(switch)</sub> | 40          | Vdc  |
| Driver Collector Voltage                           | V <sub>C(driver)</sub>  | 40          | Vdc  |
| Driver Collector Current (Note 1)                  | I <sub>C(driver)</sub>  | 100         | mA   |
| Switch Current                                     | Isw                     | 1.5         | А    |
| Power Dissipation and Thermal Characteristics      |                         |             |      |
| Plastic Package, P, P1 Suffix                      |                         |             |      |
| T <sub>A</sub> = 25°C                              | PD                      | 1.25        | W    |
| Thermal Resistance                                 | R <sub>0JA</sub>        | 100         | °C/W |
| SOIC Package, D Suffix                             |                         |             |      |
| T <sub>A</sub> = 25°C                              | PD                      | 625         | mW   |
| Thermal Resistance                                 | R <sub>0JA</sub>        | 160         | °C/W |
| Operating Junction Temperature                     | TJ                      | +150        | °C   |
| Operating Ambient Temperature Range                | T <sub>A</sub>          |             | °C   |
| MC34063A   |                         | 0 to +70    |      |
| MC33063AV, NCV33063A                               |                         | -40 to +125 |      |
| MC33063A   |                         | -40 to +85  |      |
| Storage Temperature Range                          | T <sub>stg</sub>        | -65 to +150 | °C   |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Maximum package power dissipation limits must be observed.

ESD data available upon request.

3. NCV prefix is for automotive and other applications requiring site and change control.

# 12.13. LM2576- 52kHz Simple 3A Buck Regulator

# **General Description**

The LM2576 series of monolithic integrated circuits provide all the active functions for a step-down (buck) switching regulator. Fixed versions are available with a 3.3V, 5V, or 12V

fixed output. Adjustable versions have an output voltage range from 1.23V to 37V. Both versions are capable of driving a 3A load with excellent line and load regulation. These regulators are simple to use because they require a minimum number of external components and include internal frequency compensation and a fixed-frequency oscillator. The LM2576 series offers a high efficiency replacement for popular three-terminal adjustable linear regulators. It substantially reduces the size of the heat sink, and in many cases no heat sink is required. A standard series of inductors available from several different manufacturers are ideal for use with the LM2576 series. This feature greatly simplifies the design of switch-mode power supplies. The feedback voltage is guaranteed to  $\pm 2\%$  tolerance for adjustable versions, and the output voltage is guaranteed to  $\pm 3\%$  for fixed versions, within specified input voltages and output load conditions. The oscillator frequency is guaranteed to  $\pm 10\%$ . External shutdown is included, featuring less than 200 (A standby current. The output switch includes cycle-bycycle current limiting and thermal shutdown for full protection under fault conditions.

# Features

• 3.3V, 5V, 12V, and adjustable output versions

• Voltage over specified line and load conditions:

Fixed version:  $\pm 3\%$  max. output voltage

Adjustable version: ±2% max. feedback voltage

- Guaranteed 3A output current
- Wide input voltage range:

4V to 40V

- Wide output voltage range
- 1.23V to 37V
- Requires only 4 external components
- 52kHz fixed frequency internal oscillator
- Low power standby mode IQ typically < 200 A
- 80% efficiency (adjustable version typically > 80%)
- · Uses readily available standard inductors
- Thermal shutdown and current limit protection
- 100% electrical thermal limit burn-in

# **Pin Configurations**



# Absolute Maximum Ratings (Note 1)

| Maximum Supply Voltage                  | 45V                    |
|---|------------------------|
| ON/OFF Pin Input Voltage                | $-0.3V \le V \le +40V$ |
| Output Voltage to Ground (Steady State) | -1V                    |
| Power Dissipation                       | Internally Limited     |
| Storage Temperature Range               | –65°C to +150°C        |
| Minimum ESD Rating                      |                        |
| C = 100pF, R = 1.5kΩ                    | 2 kV                   |
| FB Pin                                  | 1 kV                   |
| Lead Temperature (soldering, 10 sec.)   | 260°C                  |
| Maximum Junction Temperature            | 150°C                  |
|   |                        |

# 12.14. DS90C385

#### 12.14.1. General Description

The DS90C385 transmitter converts 28 bits of LVCMOS/LVTTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link.

Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. At a transmit clock frequency of 85 MHz, 24 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 595 Mbps per LVDS data channel. Using an 85 MHz clock, the data throughput is 297.5 Mbytes/sec. Also available is the DS90C365 that converts 21 bits of LVCMOS/LVTTL data into three LVDS (Low Voltage Differential Signaling) data streams. Both transmitters can be programmed for Rising edge strobe or falling edge strobe through a dedicated pin. A Rising edge or Falling edge strobe transmitter will interoperate with a Falling edge strobe Receiver (DS90CF386/DS90CF366) without any translation logic.

The DS90C385 is also offered in a 64 ball, 0.8mm fine pitch ball grid array (FBGA) package which provides a 44 % reduction in PCB footprint compared to the TSSOP package. This chipset is an ideal means to solve EMI and cable size problems associated with wide, high-speed TTL interfaces.

#### 12.14.2. Features

- 20 to 85 MHz shift clock support
- Best-in-Class Set & Hold Times on TxINPUTs
- Tx power consumption <130 mW (typ) @85MHz Grayscale
- Tx Power-down mode <200µW (max)</li>
- Supports VGA, SVGA, XGA and Dual Pixel SXGA.
- Narrow bus reduces cable size and cost

- Up to 2.38 Gbps throughputUp to 297.5 Megabytes/sec bandwidth
- 345 mV (typ) swing LVDS devices for low EMI
- PLL requires no external components
- Compatible with TIA/EIA-644 LVDS standard
- Low profile 56-lead or 48-lead TSSOP package

• DS90C385 also available in a 64 ball, 0.8mm fine pitch ball grid array (FBGA) package

#### 12.14.3. Pin Description

#### DS90C385 MTD56 (TSSOP) Package Pin Description-FPD Link Transmitter

| Pin Name   | I/O | No. | De        | scription  |  |  |
|------------|-----|-----|-----------|--|--|--|
| TxIN       | I   | 28  | TT        | L level input. This includes: 8 Red, 8 Green, 8 Blue, and 4 control lines —FPLINE,                 |  |  |
|            | -   |     | FP        | FRAME and DRDY (also referred to as HSYNC, VSYNC, Data Enable).                                    |  |  |
| TxOUT+     | 0   | 4   | Po        | sitive LVDS differential data output.  |  |  |
| TxOUT-     | 0   | 4   | Ne        | gative LVDS differential data output.  |  |  |
| TxCLKIN    | 1   | 1   | TT        | L level clock input. Pin name TxCLK IN.  |  |  |
| R_FB       |     | 1   | Pro       | ogrammable strobe select   |  |  |
| TxCLK OUT+ | 0   | 1   | Po        | sitive LVDS differential clock output.   |  |  |
| TxCLK OUT- | 0   | 1   | Ne        | gative LVDS differential clock output.   |  |  |
| PWR DOWN   | I   | 1   | TT<br>po\ | L level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at<br>ver down.  |  |  |
| Vcc        | 1   | 3   | Po        | wer supply pins for TTL inputs.  |  |  |
| GND        | 1   | 4   | Gro       | ound pins for TTL inputs.  |  |  |
| PLL Vcc    | 1   | 1   | Po        | Power supply pin for PLL.  |  |  |
| PLL GND    | 1   | 2   | Gro       | Ground pins for PLL.   |  |  |
| LVDS Vcc   | Ι   | 1   | Po        | wer supply pin for LVDS outputs.   |  |  |
| LVDS GND   | 1   | 3   | Gro       | Ground pins for LVDS outputs.  |  |  |
| Pin Name   | I/O | No  | ).        | Description  |  |  |
| TxIN       | 1   | 28  |           | TTL level input.   |  |  |
| TxOUT+     | 0   | 4   |           | Positive LVDS differential data output.  |  |  |
| TxOUT-     | 0   | 4   |           | Negative LVDS differential data output.  |  |  |
| TxCLKIN    | 1   | 1   |           | TTL level clock input. The rising edge acts as data strobe. Pin name TxCLK IN.                     |  |  |
| R_FB       | 1   | 1   |           | Programmable strobe select. HIGH = rising edge, LOW = falling edge.                                |  |  |
| TxCLK OUT+ | 0   | 1   |           | Positive LVDS differential clock output.   |  |  |
| TxCLK OUT- | 0   | 1   |           | Negative LVDS differential clock output.   |  |  |
| PWR DOWN   | Ι   | 1   |           | TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power down. |  |  |
| Vcc        | 1   | 3   |           | Power supply pins for TTL inputs.  |  |  |
| GND        | 1   | 5   |           | Ground pins for TTL inputs.  |  |  |
| PLL Vcc    | 1   | 1   |           | Power supply pin for PLL.  |  |  |
| PLL GND    | 1   | 2   |           | Ground pins for PLL.   |  |  |
| LVDS Vcc   | 1   | 2   |           | Power supply pin for LVDS outputs.   |  |  |
| LVDS GND   | 1   | 4   |           | Ground pins for LVDS outputs.  |  |  |
|            |     | -   |           |  |  |  |

# 12.15. MSP34X1G

#### MSP3411G Multistandard Sound Processor Family

#### 12.15.1. Introduction

The MSP 34x1G family of single-chip Multistandard Sound Processors covers the sound processing of all analog TV-Standards worldwide, as well as the NICAM digital sound standards. The full TV sound processing, starting with analog sound IF signal-in, down to processed analog AF-out, is performed on a single chip. Figure shows a simplified functional block diagram of the MSP 34x1G.

The MSP 34x1G has all functions of the MSP 34x0G with the addition of a virtual surround sound feature.

Surround sound can be reproduced to a certain extent with two loudspeakers. The MSP 34x1G includes the Micronas virtualizer algorithm "3D-PANORAMA" which has been approved by the Dolby 1) Laboratories for with the "Virtual Dolby Surround" technology. In addition, the MSP 34x1G includes the "PAN-ORAMA" algorithm.

These TV sound processing ICs include versions for processing the multichannel television sound (MTS) signal conforming to the standard recommended by the Broadcast Television Systems Committee (BTSC). The DBX noise reduction, or alternatively, Micronas Noise Reduction (MNR) is performed alignment free.

Other processed standards are the Japanese FM-FM multiplex standard (EIA-J) and the FM Stereo Radio standard.

Current ICs have to perform adjustment procedures in order to achieve good stereo separation for BTSC and EIA-J. The MSP 34x1G has optimum stereo performance without any adjustments.

The MSP 34x1G has built-in automatic functions: The IC is able to detect the actual sound standard automatically (Automatic Standard Detection). Furthermore, pilot levels and identification signals can be evaluated internally with subsequent switching between mono/stereo/bilingual; no I<sup>2</sup>C interaction is necessary (Automatic Sound Selection).



#### Source Select

I<sup>2</sup>S bus interface consists of five pins:

1. I<sup>2</sup>S DA IN1, I2S DA IN2: For input, four channels (two channels per line, 2\*16 bits) per sampling cvcle (32 kHz) are transmitted.

2.  $I^2S$ \_DA\_OUT: For output, two channels (2\*16 bits) per sampling cycle (32 kHz) are transmitted. 3.  $I^2S$ \_CL: Gives the timing for the transmission of  $I^2S$  serial data (1.024 MHz).

- 4. I<sup>2</sup>S WS: The I<sup>2</sup>S WS word strobe line defines the left and right sample.

#### 12.15.2. Features

- 3D-PANORAMA virtualizer (approved by Dolby Laboratories) with noise generator
- PANORAMA virtualizer algorithm
- Standard Selection with single I<sup>2</sup>C transmission
- Automatic Sound Selection (mono/stereo/bilingual),
- Automatic Carrier Mute function
- Interrupt output programmable (indicating status change)
- Loudspeaker / Headphone channel with volume, balance, bass, treble, loudness
- AVC: Automatic Volume Correction
- · Subwoofer output with programmable low-pass and complementary high-pass filter
- 5-band graphic equalizer for loudspeaker channel
- · Spatial effect for loudspeaker channel, processing of all deemphasis filtering
- Two selectable sound IF (SIF) inputs
- Four Stereo SCART (line) inputs, one Mono input; two Stereo SCART outputs
- Complete SCART in/out switching matrix
- Two I<sup>2</sup>S inputs; one I<sup>2</sup>S output
- Automatic Standard Detection of terrestrial TV standards
- Demodulation of the BTSC multiplex signal and the SAP channel
- Alignment free digital DBX noise reduction
- BTSC stereo separation (MSP 3441G also EIA-J) significantly better than specification
- SAP and stereo detection for BTSC system
- Demodulation of the FM-Radio multiplex signal

#### 12.15.3. Pin connections

NC = not connected; leave vacant LV = if not used, leave vacant OBL = obligatory; connect as described in circuit diagram DVSS: if not used, connect to DVSS AHVSS: connect to AHVSS

|                |                 | Pin No.         |                |                 | Pin Name    | Туре   | Connection<br>(if not used) | Short Description  |
|----------------|-----------------|-----------------|----------------|-----------------|-------------|--------|-----------------------------|--|
| PLCC<br>68-pin | PSDIP<br>64-pin | PSDIP<br>52-pin | PQFP<br>80-pin | PLQFP<br>64-pin |             |        | , ,                         |  |
| 1              | 16              | 14              | 9              | 8               | ADR_WS      | OUT    | LV                          | ADR word strobe  |
| 2              | -               | -               | -              | -               | NC          |        | LV                          | Not connected  |
| 3              | 15              | 13              | 8              | 7               | ADR_DA      | OUT    | LV                          | ADR Data Output  |
| 4              | 14              | 12              | 7              | 6               | I2S_DA_IN1  | IN     | LV                          | I <sup>2</sup> S1 data input   |
| 5              | 13              | 11              | 6              | 5               | I2S_DA_OUT  | OUT    | LV                          | I <sup>2</sup> S data output   |
| 6              | 12              | 10              | 5              | 4               | I2S_WS      | IN/OUT | LV                          | I <sup>2</sup> S word strobe   |
| 7              | 11              | 9               | 4              | 3               | I2S_CL      | IN/OUT | LV                          | I <sup>2</sup> S clock   |
| 8              | 10              | 8               | 3              | 2               | I2C_DA      | IN/OUT | OBL                         | I <sup>2</sup> C data  |
| 9              | 9               | 7               | 2              | 1               | I2C_CL      | IN/OUT | OBL                         | I <sup>2</sup> C clock   |
| 10             | 8               | -               | 1              | 64              | NC          |        | LV                          | Not connected  |
| 11             | 7               | 6               | 80             | 63              | STANDBYQ    | IN     | OBL                         | Stand-by (low-active)  |
| 12             | 6               | 5               | 79             | 62              | ADR_SEL     | IN     | OBL                         | I <sup>2</sup> C bus address select                                    |
| 13             | 5               | 4               | 78             | 61              | D_CTR_I/O_0 | IN/OUT | LV                          | D_CTR_I/O_0  |
| 14             | 4               | 3               | 77             | 60              | D_CTR_I/O_1 | IN/OUT | LV                          | D_CTR_I/O_1  |
| 15             | 3               | -               | 76             | 59              | NC          |        | LV                          | Not connected  |
| 16             | 2               | -               | 75             | 58              | NC          |        | LV                          | Not connected  |
| 17             | -               | -               | -              | -               | NC          |        | LV                          | Not connected  |
| 18             | 1               | 2               | 74             | 57              | AUD_CL_OUT  | OUT    | LV                          | Audio clock output<br>(18.432 MHz)                                     |
| 19             | 64              | 1               | 73             | 56              | TP          |        | LV                          | Test pin   |
| 20             | 63              | 52              | 72             | 55              | XTAL_OUT    | OUT    | OBL                         | Crystal oscillator   |
| 21             | 62              | 51              | 71             | 54              | XTAL_IN     | IN     | OBL                         | Crystal oscillator   |
| 22             | 61              | 50              | 70             | 53              | TESTEN      | IN     | OBL                         | Test pin   |
| 23             | 60              | 49              | 69             | 52              | ANA_IN2+    | IN     | AVSS via<br>56 pF/LV        | IF Input 2 (can be left vacant, only if IF input 1 is also not in use) |
| 24             | 59              | 48              | 68             | 51              | ANA_IN-     | IN     | AVSS via<br>56 pF/LV        | IF common (can be left vacant, only if IF input 1 is also not in use)  |
| 25             | 58              | 47              | 67             | 50              | ANA_IN1+    | IN     | LV                          | IF input 1   |

| 26   | 57   | 46   | 66 | 49   | AVSUP     |     | OBL         | Analog power supply 5V       |
|------|------|------|----|------|-----------|-----|-------------|------------------------------|
| -    | -    | -    | 65 | -    | AVSUP     |     | OBL         | Analog power supply 5V       |
| -    | -    | -    | 64 | -    | NC        |     | LV          | Not connected                |
| -    | -    | -    | 63 | -    | NC        |     | LV          | Not connected                |
| 27   | 56   | 45   | 62 | 48   | AVSS      |     | OBL         | Analog ground                |
| -    | -    | -    | 61 | -    | AVSS      |     | OBL         | Analog ground                |
| 28   | 55   | 44   | 60 | 47   | MONO IN   | IN  | LV          | Mono input                   |
| -    | -    | -    | 59 | -    | NC        |     | LV          | Not connected                |
|      |      | 10   |    |      |           |     |             | Reference voltage IF A/D     |
| 29   | 54   | 43   | 58 | 46   | VREFTOP   |     | OBL         | converter                    |
| 30   | 53   | 42   | 57 | 45   | SC1 IN R  | IN  | LV          | SCART 1 input, right         |
| 31   | 52   | 41   | 56 | 44   | SC1 IN L  | IN  | LV          | SCART 1 input, left          |
| 32   | 51   | -    | 55 | 43   | ASG1      |     | AHVSS       | Analog Shield Ground 1       |
| 33   | 50   | 40   | 54 | 42   | SC2 IN R  | IN  | LV          | SCART 2 input, right         |
| 34   | 49   | 39   | 53 | 41   | SC2 IN L  | IN  | LV          | SCART 2 input, left          |
| 35   | 48   | -    | 52 | 40   | ASG2      |     | AHVSS       | Analog Shield Ground 2       |
| 36   | 47   | 38   | 51 | 39   | SC3 IN R  | IN  | LV          | SCART 3 input, right         |
| 37   | 46   | 37   | 50 | 38   | SC3 IN L  | IN  | LV          | SCART 3 input. left          |
| 38   | 45   | -    | 49 | 37   | ASG4      |     | AHVSS       | Analog Shield Ground 4       |
| 39   | 44   | -    | 48 | 36   | SC4 IN R  | IN  | LV          | SCART 4 input, right         |
| 40   | 43   | -    | 47 | 35   | SC4 IN L  | IN  | LV          | SCART 4 input, left          |
| 41   | -    | -    | 46 | -    | NC        |     | LV or AHVSS | Not connected                |
| 42   | 42   | 36   | 45 | 34   | AGNDC     |     | OBL         | Analog reference voltage     |
| 43   | 41   | 35   | 44 | 33   | AHVSS     |     | OBL         | Analog ground                |
| -    | -    | -    | 43 | -    | AHVSS     |     | OBL         | Analog ground                |
| -    | -    | -    | 42 | -    | NC        |     | IV          | Not connected                |
| -    | -    | -    | 41 | -    | NC        |     |             | Not connected                |
| 44   | 40   | 34   | 40 | 32   | CAPL M    |     | OBL         | Volume capacitor MAIN        |
| 45   | 39   | 33   | 39 | 31   | AHVSUP    |     | OBL         | Analog power supply 8V       |
| 46   | 38   | 32   | 38 | 30   | CAPLA     |     | OBL         | Volume capacitor AUX         |
| 47   | 37   | 31   | 37 | 29   | SC1 OUT I | OUT | IV          | SCART output 1 left          |
| 48   | 36   | 30   | 36 | 28   | SC1 OUT R | OUT |             | SCART output 1 right         |
| 49   | 35   | 29   | 35 | 27   | VRFF1     | 001 | OBI         | Reference ground 1           |
| 50   | 34   | 28   | 34 | 26   | SC2 OUT I | OUT | IV          | SCART output 2 left          |
| 51   | 33   | 27   | 33 | 25   | SC2 OUT R | OUT | IV          | SCART output 2, right        |
| 52   | -    | -    | 32 | -    |           | 001 | IV          | Not connected                |
| 53   | 32   | -    | 31 | 24   | NC        |     |             | Not connected                |
| 54   | 31   | 26   | 30 | 23   | DACM SUB  | OUT |             | Subwoofer output             |
| 55   | 30   | -    | 29 | 22   | NC        | 001 |             | Not connected                |
| 56   | 29   | 25   | 28 | 21   |           | OUT |             |                              |
| 57   | 28   | 24   | 27 | 20   |           |     |             | Loudspeaker out, right       |
| 58   | 27   | 23   | 26 | 19   | VREF2     | 001 | OBI         | Reference ground 2           |
| 59   | 26   | 22   | 25 | 18   | DACA      | OUT | IV          | Headphone out left           |
| 60   | 25   | 21   | 24 | 17   | DACA R    | OUT |             | Headphone out right          |
| -    | -    | -    | 23 | -    |           | 001 |             | Not connected                |
| _    | -    | -    | 22 | -    | NC        |     |             | Not connected                |
| 61   | 24   | 20   | 21 | 16   | RESETO    | IN  | OBL         | Power-on-reset               |
| 62   | 23   | -    | 20 | 15   | NC        |     | IV          | Not connected                |
| 63   | 22   | -    | 10 | 14   | NC        |     |             | Not connected                |
| 64   | 21   | 10   | 18 | 13   | NC        |     |             | Not connected                |
| 65   | 20   | 18   | 17 | 12   |           | IN  |             | l <sup>2</sup> S2-data input |
| 66   | 19   | 17   | 16 | 11   | DVSS      |     | OBI         | Digital ground               |
| -    | -    | -    | 15 | -    | DVSS      |     | OBL         | Digital ground               |
| -    | -    |      | 14 |      | DVSS      |     | OBL         | Digital ground               |
| 67   | - 18 | - 16 | 13 | - 10 | DVSUP     |     | OBL         | Digital power supply 5V      |
| 07   | 10   | 10   | 12 | 10   | DVSUP     | 1   | OBL         | Digital power supply 5V      |
|      |      |      | 11 |      | DVSUP     |     | OBL         | Digital power supply 5V      |
| - 68 | - 17 | - 15 | 10 | -    |           |     |             |                              |
| 00   | 1 17 | 1.5  |    | 3    |           |     |             |                              |

21

# 12.16. TPA3002D

#### 12.16.1. Description

The TPA3002D2 is a 9-W (per channel) efficient, Class-D audio amplifier for driving bridged-tied stereo speakers. The TPA3002D2 can drive stereo speakers as low as 8  $\Omega$ . The high efficiency of the TPA3002D2 eliminates the need for external heatsinks when playing music.

#### **FEATURES**

- 9-W/Ch Into an 8-Ω Load From 12-V Supply
- Efficient, Class-D Operation Eliminates Heatsinks and Reduces Power Supply Requirements
- 32-Step DC Volume Control From -40 dB to 36 dB
- Line Outputs For External Headphone
- Amplifier With Volume Control
- Regulated 5-V Supply Output for Powering TPA6110A2
- Space-Saving, Thermally-Enhanced PowerPAD Packaging
- Thermal and Short-Circuit Protection



# 12.16.2. Pin Connection

# 12.17. TDA1308

#### 12.17.1. General Description

The TDA1308 is an integrated class AB stereo headphone driver contained in an SO8 or a DIP8 plastic package. The device is fabricated in a 1 mm CMOS process and has been primarily developed for portable digital audio applications. It gets its input from two analog audio outputs (DACA\_L and DACA\_R) of MSP 34x0G. The gain of the output is adjustable by the feedback resistor between the inputs and outputs.

# 12.17.2. Features

- Wide temperature range
- No switch ON/OFF clicks
- Excellent power supply ripple rejection
- Low power consumption
- Short-circuit resistant
- High performance
- high signal-to-noise ratio
- High slew rate
- Low distortion
- Large output voltage swing.

# 12.17.3. Pinning

| SYMBOL          | PIN | DESCRIPTION           |
|-----------------|-----|-----------------------|
| OUTA            | 1   | Output A              |
| INA(neg)        | 2   | Inverting input A     |
| INA(pos)        | 3   | Non-inverting input A |
| V <sub>SS</sub> | 4   | Negative supply       |
| INB(pos)        | 5   | Non-inverting input B |
| INB(neg)        | 6   | Inverting input B     |
| OUTB            | 7   | Output B              |
| V <sub>DD</sub> | 8   | Positive supply       |

#### 12.18. PI5V330

# 12.18.1. General Description

The PI5V330 is well suited for video applications when switching composite or RGB analog. A picturein-picture application will be described in this brief. The pixel-rate creates video overlays so two or more pictures can be viewed at the same time. An inexpensive NTSC titler can be implemented by superimposing the output of a character generator on a standard composite video background.

# 12.19. AD9883A

# 12.19.1. General Description

The AD9883A is a complete 8-bit, 140 MSPS, monolithic analog interface optimized for capturing RGB graphics signals from personal computers and workstations. Its 140 MSPS encode rate capability and full power analog bandwidth of 300 MHz supports resolutions up to SXGA (1280 × 1024 at 75 Hz).

The AD9883A includes a 140 MHz triple ADC with internal 1.25 V reference, a PLL, and programmable gain, offset, and clamp control. The user provides only a 3.3 V power supply, analog input, and Hsync and COAST signals. Three-state CMOS outputs may be powered from 2.5 V to 3.3 V.

The AD9883A's on-chip PLL generates a pixel clock from the Hsync input. Pixel clock output frequencies range from 12 MHz to140 MHz. PLL clock jitter is 500 ps p-p typical at 140 MSPS. When the COAST signal is presented, the PLL maintains its output frequency in the absence of Hsync. A sampling phase adjustment is provided. Data, Hsync, and clock output phase relationships are maintained. The AD9883A also offers full sync processing for composite sync and sync-on-green applications. A clamp signal is generated internally or may be provided by the user through the CLAMP input pin. This interface is fully programmable via a 2-wire serial interface.

Fabricated in an advanced CMOS process, the AD9883A is provided in a space-saving 80-lead LQFP surface-mount plastic package and is specified over the -40.°C to +85.°C temperature range.

#### 12.19.2. Features

- Industrial Temperature Range Operation
- 140 MSPS Maximum Conversion Rate
- 300 MHz Analog Bandwidth
- 0.5 V to 1.0 V Analog Input Range
- 500 ps p-p PLL Clock Jitter at 110 MSPS
- 3.3 V Power Supply

- Full Sync ProcessingSync Detect for Hot Plugging
- Midscale Clamping
- Power-Down Mode
- Low Power: 500 mW Typical
- 4:2:2 Output Format Mode
- APPLICATIONS
- RGB Graphics Processing
- LCD Monitors and Projectors
- Plasma Display Panels
- Scan Converters
- Microdisplays
- Digital TV

# 12.19.3. Pin Descriptions

| I Pin TypeMnemonicFunctionValuePin No.InputsRAINAnalog input for Converter R0.0 V to 1.0 V54BAINAnalog input for Converter G0.0 V to 1.0 V48BAINAnalog input for Converter B0.0 V to 1.0 V43HSYNCHorizontal SYNC Input3.3 V CMOS30VSYNCVertical SYNC Input3.3 V CMOS31SOGINInput for Sync-on-Green0.0 V to 1.0 V49CLAMPClamp Input (External CLAMP Signal) PLL3.3 V CMOS29OutputsRed [7:0]Outputs of Converter Red, Bit 7 is the MSB3.3 V CMOS29OutputsGreen [7:0]Outputs of Converter Red, Bit 7 is the MSB3.3 V CMOS29DaTACKData Output Clock3.3 V CMOS12-19Blue [7:0]Outputs of Converter Blue, Bit 7 is the MSB3.3 V CMOS66HSOUTVSNC Utput (Phase-Aligned with DATACK)3.3 V CMOS66SOGOUTSync-on-Green Slicer Output3.3 V CMOS65ReferencesREF BYPASSInternal Midscale Voltage Bypass1.25 V58MIDSCVInternal Midscale Voltage Bypass1.25 V58FILTInternal Midscale Voltage Bypass3.3 V CMOS57Power SupplyVDAnalog Power Supply3.3 V28, 62, 73, 73, 73PVDPLL Power Supply3.3 V CMOS5655ControlSDASerial Port Data I/O3.3 V CMOS55A0Serial Port Data I/O3.3 V CMOS55  | Complete Pino | Complete Pinout list |   |                |                   |  |  |  |  |  |  |
|---|---------------|----------------------|---|----------------|-------------------|--|--|--|--|--|--|
| InputsRAIN<br>GAIN<br>GAIN<br>BAIN<br>HSYNCAnalog Input for Converter R<br>Analog Input for Converter G<br>BAIN<br>HSYNC<br>Horizontal SYNC Input0.0 V to 1.0 V<br>48HSYNC<br>VSYNC<br>Vertical SYNC Input3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>2.9OutputsRed [7:0]<br>Green [7:0]<br>DATACK<br>HSOUT<br>VSOUT<br>VSOUT<br>VSOUT<br>VSOUT<br>VSOUT<br>FILTOutputs of Converter Red, Bit 7 is the MSB<br>Data Outputs of Converter Green, Bit 7 is the MSB<br>Data Output of Converter Bit, Bit 7 is the MSB<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>4.4ReferencesREF BYPASS<br>FILTInternal Reference Bypass<br>Internal Reference Bypass<br>Internal Put<br>Output Power Supply1.25 VPower SupplyVDAnalog Power Supply3.3 V CMOS<br>3.3 V CMOS58PVDPLL Power Supply3.3 V3.3 V3.4, 45,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V3.3 V26, 27,<br>34, 35PVDPLL Power Supply3.3 V26, 27,<br>34, 3528, 30,<br>42, 44, 41, 44,<br>47, 50,<br>53, 60,<br>61, 63, 68, 80ControlSDA<br>Scrial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>A03.3 V CMOS<br>3.3 V CMOS<br>5655   | Pin Type      | Mnemonic             | Function                                      | Value          | Pin No.           |  |  |  |  |  |  |
| GAINAnalog Input for Converter G0.0 V to 1.0 V48BAINAnalog Input for Converter B0.0 V to 1.0 V43HSYNCHorizontal SYNC Input3.3 V CMOS30SOGINInput for Sync-on-Green0.0 V to 1.0 V49CLAMPClamp Input (External CLAMP Signal) PLL3.3 V CMOS29OutputsRed [7:0]Outputs of Converter Red, Bit 7 is the MSB3.3 V CMOS29OutputsGreen [7:0]Outputs of Converter Green, Bit 7 is the MSB3.3 V CMOS29DutputsSOUTVSVNC Outputs of Converter Green, Bit 7 is the MSB3.3 V CMOS29DATACKData Outputs of Converter Green, Bit 7 is the MSB3.3 V CMOS70-77Blue [7:0]Outputs of Converter Green, Bit 7 is the MSB3.3 V CMOS66VSOUTVSVNC Output (Phase-Aligned with DATACK)3.3 V CMOS66SOGOUTSync-on-Green Slicer Output3.3 V CMOS65SOGOUTSync-on-Green Slicer Output3.3 V CMOS65ReferencesREF BYASSInternal Reference Bypass1.25 V58MIDSCVInternal Midscale Voltage Bypass1.25 V58Power SupplyVDAnalog Power Supply3.3 V29, 62, 77, 73, 79PVDPLL Power Supply3.3 V28, 62, 77, 34, 3568, 80ControlSDASerial Port Data I/O0 V1, 10, 20, 21, 24, 25, 28, 32, 36, 40, 41, 44, 47, 50, 53, 60, 61, 63, 68, 8067ControlSDASerial Port Data I/OSa V CMOS5555 </td <td>Inputs</td> <td>RAIN</td> <td>Analog Input for Converter R</td> <td>0.0 V to 1.0 V</td> <td>54</td>  | Inputs        | RAIN                 | Analog Input for Converter R                  | 0.0 V to 1.0 V | 54                |  |  |  |  |  |  |
| BAIN<br>HSYNC<br>VSYNC<br>VSYNC<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>CLAMP<br>COAST<br>Green [7:0]<br>Data Outputs of Converter Red, Bit 7 is the MSB<br>Outputs of Converter Red, Bit 7 is the MSB<br>Outputs of Converter Blue, Bit 7 is the MSB<br>Output clock<br>HSOUT<br>VSOUT<br>VSOUT<br>VSVNC Output (Phase-Aligned with DATACK)<br>SOGOUT<br>VSYNC Output (Phase-Aligned with DATACK)<br>SOGOUT<br>VSYNC Output (Phase-Aligned with DATACK)<br>SOGOUT<br>VSYNC Output (Phase-Aligned with DATACK)<br>3.3 V CMOS<br>Sol COUT<br>Synco-on-Green Slice Output<br>Internal Reference Bypass<br>Internal Midscale Voltage Bypass<br>Internal PLL1.25 V58ReferencesREF BYPASS<br>Internal PLL<br>NDDInternal PlL1.25 V58Power SupplyVDAnalog Power Supply3.3 V3.3 V242,<br>45, 46,<br>45, 45, 46,<br>45, 46, 45, 15, 52,<br>58, 62Power SupplyVDAnalog Power Supply3.3 V26, 27,<br>3.3 V28, 24,<br>23, 36, 40,<br>41, 44, 47, 50,<br>53, 60,<br>61, 63, 86, 80ControlSDA<br>SCLSerial Port Data I/O<br>Serial Port Address Input 13.3 V CMOS<br>3.3 V CMOS57ControlSDA<br>Serial Port Address Input 13.3 V CMOS<br>3.3 V CMOS57  |               | GAIN                 | Analog Input for Converter G                  | 0.0 V to 1.0 V | 48                |  |  |  |  |  |  |
| HSYNC<br>VSTNC<br>VSTNC<br>CLAMPHorizontal SYNC Input<br>Vertical SYNC Input3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>2.9OutputsRed [7:0]<br>DATACK<br>HSOUT<br>VSOUT<br>VSOUT<br>VSOUT<br>VSVNC output (Phase-Aligned with DATACK)<br>VSOUT<br>VSVNC output (Phase-Aligned with DATACK)<br>SOGOUT<br>SVSNC output (Phase-Aligned with DATACK)<br>SOGOUT<br>SVSNC output (Phase-Aligned with DATACK)<br>SOGOUT<br>FILT3.3 V CMOS<br>12-19<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>66ReferencesREF BYPASS<br>FILT<br>NomerationInternal Reference Bypass<br>Connection for External Filter Components for<br>Internal PLL1.25 V<br>3.3 V<br> |               | BAIN                 | Analog Input for Converter B                  | 0.0 V to 1.0 V | 43                |  |  |  |  |  |  |
| VSYNC<br>SOGIN<br>CLAMP<br>CLAMP<br>CARPVertical SYNC Input<br>Input for Syncon-Green<br>COAST<br>COAST Signal Input3.3 V CMOS<br>(2000) V to 1.0 V 49OutputsRed [7:0]<br>Green [7:0]<br>DATACK<br>HSOUT<br>VSOUT<br>VSOUT<br>VSOUT<br>VSOUT<br>VSOUT<br>FILTOutputs of Converter Red, Bit 7 is the MSB<br>Outputs of Converter Biue, Bit 7 is the MSB<br>Data Output Clock<br>HSYNC Output (Phase-Aligned with DATACK)<br>SOGOUT<br>SOGOUT<br>Sync-on-Green Slicer Output<br>VSNC Output (Phase-Aligned with DATACK)<br>SOGOUT<br>SOCOUT<br>SUSCV<br>FILT3.3 V CMOS<br>2-92-9ReferencesREF BYPASS<br>Internal Reference Bypass<br>Connection for External Filter Components for<br>Internal PLL1.25 V58Power SupplyVDAnalog Power Supply3.3 V3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62Power SupplyVDAnalog Power Supply3.3 V33, 43,<br>33, 33, 33, 33, 33, 33, 33, 33, 33, 33,  |               | HSYNC                | Horizontal SYNC Input                         | 3.3 V CMOS     | 30                |  |  |  |  |  |  |
| SOGIN<br>CLAMP<br>COASTInput for Sync-on-Green<br>Clamp Input (External CLAMP Signal) PLL<br>3.3 V CMOS0.0 V to 1.0 V<br>4949OutputsRed [7:0]<br>Green [7:0]<br>DATACKOutputs of Converter Red, Bit 7 is the MSB<br>Outputs of Converter Blue, Bit 7 is the MSB<br>Data Output S of Converter Blue, Bit 7 is the MSB<br>DATACK3.3 V CMOS<br>Data Output Clock3.3 V CMOS<br>3.3 V CMOS29MSNDUTHSYNC Output for Sonverter Blue, Bit 7 is the MSB<br>DATACK3.3 V CMOS<br>DATACK3.3 V CMOS<br>12-193.3 V CMOS<br>3.3 V CMOS12-19AREF BYPASS<br>MIDSCVInternal Reference Bypass<br>Internal Midscale Voltage Bypass<br>FILT1.25 V66Power SupplyVDAnalog Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62Power SupplyVDAnalog Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V26, 27,<br>3.3 VVDDOutput Power Supply3.3 V26, 27,<br>3.3 VGNDGround0 V1, 10,<br>20, 21,<br>24, 25,<br>28, 32,<br>28, 33, 33, 33, 33, 33, 33, 33, 34, 33, 34, 34   |               | VSYNC                | Vertical SYNC Input                           | 3.3 V CMOS     | 31                |  |  |  |  |  |  |
| CLAMP<br>COASTClamp Input (External CLAMP Signal) PLL<br>COAST Signal Input3.3 V CMOS<br>3.3 V CMOS38<br>29OutputsRed [7:0]<br>Green [7:0]<br>DATACK<br>HSOUT<br>VSOUTOutputs of Converter Red, Bit 7 is the MSB<br>Data Output of Converter Green, Bit 7 is the MSB<br>Data Output Clock<br>HSOUT<br>VSOUT<br>VSOUT<br>VSOUT<br>VSOUT<br>VSYNC Output (Phase-Aligned with DATACK)<br>SOGOUT<br>Sync-on-Green Slicer Output<br>Internal Reference Bypass<br>Internal Reference Bypass<br>Internal PLL1.25 V56ReferencesREF BYPASS<br>MIDSCV<br>FILTInternal Reference Bypass<br>Internal PLL1.25 V58Power SupplyVDAnalog Power Supply3.3 V CMOS<br>3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62Power SupplyVDAnalog Power Supply3.3 V28, 27,<br>33, 69,<br>78, 79PVDPLL Power Supply3.3 V CMOS<br>43, 3536, 0,<br>41, 10,<br>20, 21,<br>24, 25,<br>28, 30,<br>33, 60,<br>61, 63,<br>68, 80ControlSDA<br>SCL<br>Serial Port Data I/O<br>A0Serial Port Data I/O<br>Serial Port Data I/O<br>A03.3 V CMOS<br>5657   |               | SOGIN                | Input for Sync-on-Green                       | 0.0 V to 1.0 V | 49                |  |  |  |  |  |  |
| COASTCOAST Signal Input3.3 V CMOS29OutputsRed [7:0]<br>Green [7:0]<br>DATACKOutputs of Converter Red, Bit 7 is the MSB<br>Outputs of Converter Green, Bit 7 is the MSB<br>Dat Output of Converter Blue, Bit 7 is the MSB<br>ATACK3.3 V CMOS2–9DATACK<br>HSOUTData Output Clock<br>HSYNC Output (Phase-Aligned with DATACK)<br>SOGOUT3.3 V CMOS66ReferencesREF BYPASS<br>FILTInternal Reference Bypass<br>Internal Reference Bypass<br>Internal PLL1.25 V58Power SupplyVDAnalog Power Supply3.3 V39, 42,<br>59, 62VDDOutput Power Supply3.3 V33, 44, 45,<br>45, 46,<br>51, 52,<br>59, 6233, 42,<br>33, 44, 45, 46,<br>51, 62,<br>59, 62Power SupplyVDAnalog Power Supply3.3 V39, 42,<br>23, 69,<br>78, 79PVDPLL Power Supply3.3 V26, 27,<br>33, 44, 35,<br>36, 40,<br>41, 44,<br>47, 50,<br>36, 60,<br>61, 63,<br>68, 80ControlSDA<br>SCLSerial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>A03.3 V CMOS57SolaSerial Port Data I/O<br>Serial Port Address Input 13.3 V CMOS57   |               | CLAMP                | Clamp Input (External CLAMP Signal) PLL       | 3.3 V CMOS     | 38                |  |  |  |  |  |  |
| OutputsRed [7:0]<br>Green [7:0]<br>DATACKOutputs of Converter Red, Bit 7 is the MSB<br>Outputs of Converter Blue, Bit 7 is the MSB<br>Outputs of Converter Blue, Bit 7 is the MSB<br>DATACK3.3 V CMOS<br>PARACK2-9<br>S.3 V CMOS<br>S.3 V CMOSDATACK<br>HSOUTData Output Clock<br>HSYNC Output (Phase-Aligned with DATACK)<br>VSYNC Output (Phase-Aligned with DATACK)<br>SOGOUT3.3 V CMOS<br>S.3 V CMOS66ReferencesREF BYPASS<br>MIDSCV<br>FILTInternal Reference Bypass<br>Connection for External Filter Components for<br>Internal PLL1.25 V58Power SupplyVDAnalog Power Supply3.3 V3.3 V9.42,<br>45, 46,<br>51, 52,<br>59, 62Power SupplyVDAnalog Power Supply3.3 V26, 27,<br>34, 35PVDPLL Power Supply3.3 V26, 27,<br>34, 35PVDPLL Power Supply0 V1, 10,<br>20, 21,<br>24, 25,<br>36, 40,<br>41, 14,<br>47, 50,<br>53, 60,<br>61, 63,<br>68, 80ControlSDA<br>SCL<br>Serial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>A03.3 V CMOS<br>3.3 V CMOS57  |               | COAST                | COAST Signal Input                            | 3.3 V CMOS     | 29                |  |  |  |  |  |  |
| Green [7:0]<br>Blue [7:0]<br>DATACK<br>HSOUT<br>VSOUTOutputs of Converter Green, Bit 7 is the MSB<br>Data Output Clock<br>HSOUT<br>VSVIC Output (Phase-Aligned with DATACK)<br>SOGOUT3.3 V CMOS<br>CMOS<br>SOGOUT2-9<br>3.3 V CMOS<br>SOGOUTReferencesREF BYPASS<br>MIDSCV<br>FILTInternal Reference Bypass<br>Internal PLL1.25 V58Power SupplyVDAnalog Power Supply3.3 V3.3 V33Power SupplyVDAnalog Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62Power SupplyVDGround0 V11, 22,<br>23, 30 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62Power SupplyVDGround0 V11, 22,<br>23, 30 V26, 27,<br>28, 32,<br>36, 40,<br>41, 14, 44,<br>47, 50,<br>53, 60,<br>61, 63,<br>68, 80ControlSDA<br>SCL<br>A0Serial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>A03.3 V CMOS<br>3.3 V CMOS<br>5555  | Outputs       | Red [7:0]            | Outputs of Converter Red, Bit 7 is the MSB    | 3.3 V CMOS     | 70–77             |  |  |  |  |  |  |
| Blue [7:0]<br>DATACK<br>HSOUTOutputs of Converter Blue, Bit 7 is the MSB<br>Data Output Clock3.3 V CMOS<br>3.3 V CMOS12-19<br>3.3 V CMOSHSOUT<br>VSOUT<br>VSYNC Output (Phase-Aligned with DATACK)<br>SOGOUT<br>SOGOUTSync-on-Green Slicer Output<br>Sync-on-Green Slicer Output3.3 V CMOS66ReferencesREF BYPASS<br>HIDSCV<br>FILTInternal Reference Bypass<br>Internal PLL1.25 V58Power SupplyVDAnalog Power Supply3.3 V3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62Power SupplyVDOutput Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V33 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V26, 27,<br>34, 35PVDPLL Power Supply3.3 V26, 27,<br>34, 35GNDGround0 V1, 10,<br>20, 21,<br>24, 25,<br>28, 32,<br>36, 40,<br>41, 44,<br>47, 50,<br>53, 60,<br>61, 63,<br>68, 80ControlSDA<br>SCL<br>A0Serial Port Data I/O<br>Serial Port Address Input 13.3 V CMOS<br>3.3 V CMOS   |               | Green [7:0]          | Outputs of Converter Green, Bit 7 is the MSB  | 3.3 V CMOS     | 2–9               |  |  |  |  |  |  |
| DATACK<br>HSOUT<br>VSOUTData Output (Dock<br>HSYNC Output (Phase-Aligned with DATACK)<br>VSYNC Output (Phase-Aligned with DATACK)<br>SOGOUT3.3 V CMOS<br>SMOS66ReferencesREF BYPASS<br>MIDSCVInternal Reference Bypass<br>Internal Midscale Voltage Bypass<br>Connection for External Filter Components for<br>Internal PLL1.25 V58Power SupplyVDAnalog Power Supply3.3 V3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V3.3 V23, 69,<br>78, 79VVDPVDPLL Power Supply3.3 V26, 27,<br>34, 35GNDGround0 V1, 10,<br>20, 21,<br>24, 25,<br>28, 32,<br>36, 40,<br>41, 44,<br>47, 50,<br>53, 60,<br>61, 63,<br>68, 803.3 V CMOSControlSDA<br>Sci L<br>A0Serial Port Data I/O<br>Serial Port Address Input 13.3 V CMOS<br>3.3 V CMOS57<br>3.3 V CMOS  |               | Blue [7:0]           | Outputs of Converter Blue, Bit 7 is the MSB   | 3.3 V CMOS     | 12–19             |  |  |  |  |  |  |
| HSOUT<br>VSOUT<br>SOGOUTHSYNC Output (Phase-Aligned with DATACK)<br>VSYNC Output (Phase-Aligned with DATACK)<br>3.3 V CMOS3.3 V CMOS<br>64ReferencesREF BYPASS<br>MIDSCV<br>FILTInternal Reference Bypass<br>Connection for External Filter Components for<br>Internal PLL1.25 V58Power SupplyVDAnalog Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V11, 22,<br>23, 69,<br>78, 79PVDPLL Power Supply3.3 V26, 27,<br>34, 35GNDGround0 V1, 10,<br>20, 21,<br>24, 25,<br>28, 32,<br>36, 40,<br>41, 44,<br>47, 50,<br>53, 60,<br>61, 63,<br>68, 80ControlSDA<br>SCLSerial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>Serial Port Address Input 13.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS   |               | DATACK               | Data Output Clock                             | 3.3 V CMOS     | 67                |  |  |  |  |  |  |
| VSOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SOGOUT<br>SUBSCV<br>FILTVSYNC Output (Phase-Aligned with DATACK)<br>Sync-on-Green Slicer Output3.3 V CMOS<br>3.3 V CMOS<br>(All SCV<br>All SCV<br>SC<br>SOnnection for External Filter Components for<br>Internal PLL1.25 V58<br>37Power SupplyVDAnalog Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V11, 22,<br>23, 69,<br>78, 79PVDPLL Power Supply3.3 V26, 27,<br>34, 35GNDGround0 V1, 10,<br>20, 21,<br>24, 25,<br>28, 32,<br>36, 40,<br>41, 14,<br>41, 44,<br>47, 50,<br>53, 60,<br>61, 63,<br>68, 80ControlSDA<br>SCLSerial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>Serial Port Address Input 13.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS  |               | HSOUT                | HSYNC Output (Phase-Aligned with DATACK)      | 3.3 V CMOS     | 66                |  |  |  |  |  |  |
| SOGOUTSync-on-Green Slicer Output3.3 V CMOS65ReferencesREF BYPASS<br>MIDSCV<br>FILTInternal Reference Bypass<br>Internal Midscale Voltage Bypass<br>Connection for External Filter Components for<br>Internal PLL1.25 V58Power SupplyVDAnalog Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V26, 27,<br>34, 35PVDPLL Power Supply3.3 V26, 27,<br>34, 35GNDGroundO V1, 10,<br>20, 21,<br>24, 25,<br>28, 32,<br>36, 40,<br>41, 44,<br>47, 50,<br>53, 60,<br>61, 63,<br>68, 80ControlSDA<br>SCL<br>A0Serial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)3.3 V CMOS<br>3.3 V CMOS  |               | VSOUT                | VSYNC Output (Phase-Aligned with DATACK)      | 3.3 V CMOS     | 64                |  |  |  |  |  |  |
| ReferencesREF BYPASS<br>MIDSCV<br>FILTInternal Reference Bypass<br>Internal Midscale Voltage Bypass<br>Connection for External Filter Components for<br>Internal PLL1.25 V58Power SupplyVDAnalog Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V11, 22,<br>23, 69,<br>78, 79PVDPLL Power Supply3.3 V26, 27,<br>34, 35GNDGround0 V1, 10,<br>20, 21,<br>24, 25,<br>28, 32,<br>36, 40,<br>41, 44,<br>47, 50,<br>53, 60,<br>61, 63, 68, 80ControlSDA<br>ScL<br>A0Serial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>Serial Port Address Input 13.3 V CMOS<br>3.3 V CMOS  |               | SOGOUT               | Sync-on-Green Slicer Output                   | 3.3 V CMOS     | 65                |  |  |  |  |  |  |
| MIDSCV<br>FILTInternal Midscale Voltage Bypass<br>Connection for External Filter Components for<br>Internal PLL37<br>33Power SupplyVDAnalog Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V11, 22,<br>23, 69,<br>78, 79PVDPLL Power Supply3.3 V26, 27,<br>34, 35GNDGround0 V1, 10,<br>20, 21,<br>24, 25,<br>28, 32,<br>36, 40,<br>41, 44,<br>47, 50,<br>53, 60,<br>61, 63,<br>68, 80ControlSDA<br>ScL<br>A0Serial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>Serial Port Address Input 13.3 V CMOS<br>3.3 V CMOS  | References    | REF BYPASS           | Internal Reference Bypass                     | 1.25 V         | 58                |  |  |  |  |  |  |
| FILTConnection for External Filter Components for<br>Internal PLL33Power SupplyVDAnalog Power Supply3.3 V39, 42,<br>45, 46,<br>51, 52,<br>59, 62VDDOutput Power Supply3.3 V11, 22,<br>23, 69,<br>78, 79PVDPLL Power Supply3.3 V26, 27,<br>34, 35GNDGround0 V1, 10,<br>20, 21,<br>24, 25,<br>28, 32,<br>36, 40,<br>41, 44,<br>47, 50,<br>53, 60,<br>61, 63,<br>68, 80ControlSDA<br>SCL<br>A0Serial Port Data I/O<br>Serial Port Address Input 13.3 V CMOS<br>3.3 V CMOS<br>56  |               | MIDSCV               | Internal Midscale Voltage Bypass              |                | 37                |  |  |  |  |  |  |
| Power Supply         VD         Analog Power Supply         3.3 V         39, 42, 45, 46, 51, 52, 59, 62           VDD         Output Power Supply         3.3 V         11, 22, 23, 69, 23, 69, 62           VDD         Output Power Supply         3.3 V         26, 27, 34, 35           PVD         PLL Power Supply         3.3 V         26, 27, 34, 35           GND         Ground         0 V         1, 10, 20, 21, 24, 25, 28, 32, 36, 40, 41, 44, 47, 50, 53, 60, 61, 63, 68, 80           Control         SDA         Serial Port Data I/O         3.3 V CMOS         57           A0         Serial Port Address Input 1         3.3 V CMOS         56   |               | FILT                 | Connection for External Filter Components for |                | 33                |  |  |  |  |  |  |
| Power Supply         VD         Analog Power Supply         3.3 V         39, 42,<br>45, 46,<br>51, 52,<br>59, 62           VDD         Output Power Supply         3.3 V         11, 22,<br>23, 69,<br>78, 79           PVD         PLL Power Supply         3.3 V         26, 27,<br>34, 35           GND         Ground         0 V         1, 10,<br>20, 21,<br>24, 25,<br>28, 32,<br>36, 40,<br>41, 44,<br>47, 50,<br>53, 60,<br>61, 63,<br>68, 80           Control         SDA<br>SCL<br>A0         Serial Port Data I/O<br>Serial Port Address Input 1         3.3 V CMOS<br>3.3 V CMOS         57  |               |                      | Internal PLL                                  |                |                   |  |  |  |  |  |  |
| VDD         Output Power Supply         3.3 V         45, 46, 51, 52, 59, 62           VDD         Output Power Supply         3.3 V         11, 22, 59, 62           PVD         PLL Power Supply         3.3 V         26, 27, 34, 35           GND         Ground         0 V         1, 10, 20, 21, 24, 25, 28, 32, 36, 40, 41, 44, 47, 50, 53, 60, 61, 63, 68, 80           Control         SDA<br>SCL<br>A0         Serial Port Data I/O<br>Serial Port Address Input 1         3.3 V CMOS<br>3.3 V CMOS         57   | Power Supply  | VD                   | Analog Power Supply                           | 3.3 V          | 39, 42,           |  |  |  |  |  |  |
| VDD         Output Power Supply         3.3 V         51, 52, 59, 62           PVD         PLL Power Supply         3.3 V         11, 22, 23, 69, 78, 79           GND         Ground         0 V         1, 10, 20, 21, 24, 25, 28, 32, 36, 40, 41, 44, 47, 50, 53, 60, 61, 63, 68, 80           Control         SDA<br>SCL<br>A0         Serial Port Data I/O<br>Serial Port Address Input 1         3.3 V CMOS<br>3.3 V CMOS         57  |               |                      |   |                | 45, 46,           |  |  |  |  |  |  |
| VDD         Output Power Supply         3.3 V         11, 22, 23, 69, 78, 79           PVD         PLL Power Supply         3.3 V         26, 27, 34, 35           GND         Ground         0 V         1, 10, 20, 21, 24, 25, 28, 32, 36, 40, 41, 44, 47, 50, 53, 60, 61, 63, 68, 80           Control         SDA<br>SCL<br>A0         Serial Port Data I/O<br>Serial Port Address Input 1         3.3 V CMOS         57  |               |                      |   |                | 51, 52,           |  |  |  |  |  |  |
| VDD         Output Power Supply         3.3 V         11, 22, 23, 69, 78, 79           PVD         PLL Power Supply         3.3 V         26, 27, 34, 35           GND         Ground         0 V         1, 10, 20, 21, 24, 25, 28, 32, 36, 40, 41, 44, 47, 50, 53, 60, 61, 63, 68, 80           Control         SDA         Serial Port Data I/O         Say V CMOS         57           SCL         A0         Serial Port Address Input 1         3.3 V CMOS         55   |               |                      |   | 0.01/          | 59, 62            |  |  |  |  |  |  |
| PVD         PLL Power Supply         3.3 V         26, 27, 34, 35           GND         Ground         0 V         1, 10, 20, 21, 24, 25, 28, 32, 36, 40, 41, 44, 47, 50, 53, 60, 61, 63, 68, 80           Control         SDA<br>SCL<br>A0         Serial Port Data I/O<br>Serial Port Address Input 1         3.3 V CMOS<br>3.3 V CMOS         57   |               | VDD                  | Output Power Supply                           | 3.3 V          | 11, 22,           |  |  |  |  |  |  |
| PVD         PLL Power Supply         3.3 V         26, 27, 34, 35           GND         Ground         0 V         1, 10, 20, 21, 24, 25, 28, 32, 36, 40, 41, 44, 47, 50, 53, 60, 61, 63, 68, 80           Control         SDA         Serial Port Data I/O         3.3 V CMOS         57           ScL         Serial Port Data Clock (100 kHz Maximum)         3.3 V CMOS         57           A0         Serial Port Address Input 1         3.3 V CMOS         55   |               |                      |   |                | 23, 69,           |  |  |  |  |  |  |
| PVD         PLL Power Supply         3.3 V         26, 27,<br>34, 35           GND         Ground         0 V         1, 10,<br>20, 21,<br>24, 25,<br>28, 32,<br>36, 40,<br>41, 44,<br>47, 50,<br>53, 60,<br>61, 63,<br>68, 80           Control         SDA<br>SCL<br>A0         Serial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>Serial Port Address Input 1         3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS         57<br>56<br>3.3 V CMOS   |               |                      | DLL Davias Quantu                             | 0.0.1/         | 78,79             |  |  |  |  |  |  |
| GND         Ground         0 V         1, 10, 20, 21, 24, 25, 28, 32, 36, 40, 41, 44, 47, 50, 53, 60, 61, 63, 68, 80           Control         SDA         Serial Port Data I/O         3.3 V CMOS         57           ScL         Serial Port Data Clock (100 kHz Maximum)         3.3 V CMOS         56           A0         Serial Port Address Input 1         3.3 V CMOS         55   |               | PVD                  | PLL Power Supply                              | 3.3 V          | 26, 27,           |  |  |  |  |  |  |
| GND         Ground         0 V         1, 10, 20, 21, 24, 25, 28, 32, 36, 40, 41, 44, 47, 50, 53, 60, 61, 63, 68, 80           Control         SDA         Serial Port Data I/O         3.3 V CMOS         57           SCL         Serial Port Data Clock (100 kHz Maximum)         3.3 V CMOS         56           A0         Serial Port Address Input 1         3.3 V CMOS         55   |               |                      | Ground  | 0.)/           | 34, 35            |  |  |  |  |  |  |
| Control         SDA<br>SCL<br>A0         Serial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>Serial Port Address Input 1         3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS         57<br>56<br>3.3 V CMOS<br>55  |               | GND                  | Giouna  | 0 0            | 1, 10,            |  |  |  |  |  |  |
| Control         SDA<br>SCL<br>A0         Serial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>Serial Port Address Input 1         3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>55   |               |                      |   |                | 20, 21,           |  |  |  |  |  |  |
| Control         SDA<br>SCL<br>A0         Serial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>Serial Port Address Input 1         3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>56<br>3.3 V CMOS<br>55   |               |                      |   |                | 24, 20,           |  |  |  |  |  |  |
| Control         SDA<br>SCL<br>A0         Serial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>Serial Port Address Input 1         3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>56<br>3.3 V CMOS<br>55   |               |                      |   |                | 20, 32,           |  |  |  |  |  |  |
| Control         SDA<br>SCL<br>A0         Serial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)<br>Serial Port Address Input 1         3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>3.3 V CMOS<br>56<br>3.3 V CMOS<br>55   |               |                      |   |                | 30, 40,<br>41 44  |  |  |  |  |  |  |
| Control         SDA         Serial Port Data I/O         3.3 V CMOS         57           SCL         Serial Port Data Clock (100 kHz Maximum)         3.3 V CMOS         56           A0         Serial Port Address Input 1         3.3 V CMOS         55  |               |                      |   |                | 41, 44,           |  |  |  |  |  |  |
| ControlSDA<br>SCL<br>A0Serial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)3.3 V CMOS<br>3.3 V CMOS57<br>56<br>56<br>3.3 V CMOS   |               |                      |   |                | -1, 00,<br>53 60  |  |  |  |  |  |  |
| ControlSDA<br>SCL<br>A0Serial Port Data I/O<br>Serial Port Data Clock (100 kHz Maximum)3.3 V CMOS<br>3.3 V CMOS57<br>56<br>3.3 V CMOS   |               |                      |   |                | 55, 00,<br>61, 63 |  |  |  |  |  |  |
| Control       SDA       Serial Port Data I/O       3.3 V CMOS       57         SCL       Serial Port Data Clock (100 kHz Maximum)       3.3 V CMOS       56         A0       Serial Port Address Input 1       3.3 V CMOS       55  |               |                      |   |                | 68 80             |  |  |  |  |  |  |
| ControlSDASerial Port Data I/O3.3 V CMOS57SCLSerial Port Data Clock (100 kHz Maximum)3.3 V CMOS56A0Serial Port Address Input 13.3 V CMOS55  |               |                      |   |                | 00, 00            |  |  |  |  |  |  |
| SCLSerial Port Data Clock (100 kHz Maximum)3.3 V CMOS56A0Serial Port Address Input 13.3 V CMOS55  | Control       | SDA                  | Serial Port Data I/O                          | 3.3 V CMOS     | 57                |  |  |  |  |  |  |
| A0 Serial Port Address Input 1 3.3 V CMOS 55  |               | SCL                  | Serial Port Data Clock (100 kHz Maximum)      | 3.3 V CMOS     | 56                |  |  |  |  |  |  |
|   |               | A0                   | Serial Port Address Input 1                   | 3.3 V CMOS     | 55                |  |  |  |  |  |  |

#### Pin Function Descriptions:

| Pin Name | Function               |
|----------|------------------------|
| OUTPUTS  |                        |
| HSOUT    | Horizontal Sync Output |

|  | A reconstructed and phase-aligned version of the Hsync input. Both the polarity<br>and duration of this output can be pro-grammed via serial bus registers. By<br>maintaining alignment with DATACK and Data, data timing with respect to<br>horizontal sync can always be determined.   |
|--|--|
| VSOUT                                    | Vertical Sync Output<br>A reconstructed and phase-aligned version of the video Vsync. The polarity of this<br>output can be controlled via a serial bus bit. The placement and duration in all<br>modes is set by the graphics transmitter.  |
| SOGOUT                                   | Sync-On-Green Slicer Output<br>This pin outputs either the signal from the Sync-on-Green slicer comparator or an<br>unprocessed but delayed version of the Hsync input. See the Sync Processing<br>Block Diagram (Figure 12) to view how this pin is connected. (Note: Besides slicing<br>off SOG, the output from this pin gets no other additional processing on the<br>AD9883A. Vsync separation is performed via the sync separator.)  |
| SERIAL PORT (2-WIRE)<br>SDA<br>SCL<br>A0 | Serial Port Data I/O<br>Serial Port Data Clock<br>Serial Port Address Input 1<br>For a full description of the 2-wire serial register and how it works, refer to the 2-<br>Wire Serial Control Port section.   |
| DATA OUTPUTS<br>RED<br>GREEN<br>BLUE     | Data Output, Red Channel<br>Data Output, Green Channel<br>Data Output, Blue Channel<br>The main data outputs. Bit 7 is the MSB. The delay from pixel sampling time to<br>output is fixed. When the sampling time is changed by adjusting the PHASE<br>register, the output timing is shifted as well. The DATACK and HSOUT outputs are<br>also moved, so the timing relationship among the signals is maintained. For exact<br>timing information, refer to Figures 7, 8, and 9.   |
| DATA CLOCK OUTPUT<br>DATACK              | Data Output Clock<br>This is the main clock output signal used to strobe the output data and HSOUT into<br>external logic. It is produced by the internal clock generator and is synchronous<br>with the internal pixel sampling clock. When the sampling time is changed by<br>adjusting the PHASE register, the output timing is shifted as well. The Data,<br>DATACK, and HSOUT outputs are all moved, so the timing relationship among the<br>signals is maintained.   |
| INPUTS<br>RAIN<br>GAIN<br>BAIN           | Analog Input for Red Channel<br>Analog Input for Green Channel<br>Analog Input for Blue Channel<br>High impedance inputs that accept the Red, Green, and Blue channel graphics<br>signals, respectively. (The three channels are identical, and can be used for any<br>colors, but colors are assigned for convenient reference.) They accommodate<br>input signals ranging from 0.5 V to 1.0 V full scale. Signals should be ac-coupled to<br>these pins to support clamp operation.  |
| HSYNC                                    | Horizontal Sync Input<br>This input receives a logic signal that establishes the horizontal timing reference<br>and provides the frequency reference for pixel clock generation. The logic sense of<br>this pin is controlled by serial register 0EH Bit 6 (Hsync Polarity). Only the leading<br>edge of Hsync is active; the trailing edge is ignored. When Hsync Polarity = 0, the<br>falling edge of Hsync is used. When Hsync Polarity = 1, the rising edge is active.<br>The input includes a Schmitt trigger for noise immunity, with a nominal input<br>threshold of 1.5 V. |
| VSYNC                                    | Vertical Sync Input<br>This is the input for vertical sync.  |
| SOGIN                                    | Sync-on-Green Input<br>This input is provided to assist with processing signals with embedded sync,<br>typically on the Green channel. The pin is connected to a high speed comparator<br>with an internally generated threshold. The threshold level can be programmed in<br>10 mV steps to any voltage between 10 mV and 330 mV above the negative peak  |

|                    | of the input signal. The default voltage threshold is 150 mV. When connected to an ac-coupled graphics signal with embedded sync, it will produce a noninverting digital output on SOGOUT. (This is usually a composite sync signal, containing both vertical and horizontal sync infor mation that must be separated before passing the horizontal sync signal to Hsync.) When not used, this input should be left unconnected. For more details on this function and how it should be configured, refer to the Sync-on-Green section.  |
|--------------------|--|
| CLAMP              | External Clamp Input<br>This logic input may be used to define the time during which the input signal is<br>clamped to ground. It should be exercised when the reference dc level is known to<br>be present on the analog input channels, typically during the back porch of the<br>graphics signal. The CLAMP pin is enabled by setting control bit Clamp Function to<br>1, (register 0FH, Bit 7, default is 0). When disabled, this pin is ignored and the<br>clamp timing is determined internally by counting a delay and duration from the<br>trailing edge of the Hsync input. The logic sense of this pin is controlled by Clamp<br>Polarity register 0FH, Bit 6. When not used, this pin must be grounded and Clamp<br>Function programmed to 0. |
| COAST              | Clock Generator Coast Input (Optional)<br>This input may be used to cause the pixel clock generator to stop synchronizing<br>with Hsync and continue producing a clock at its current frequency and phase.<br>This is useful when processing signals from sources that fail to produce horizontal<br>sync pulses during the vertical interval. The COAST signal is generally <i>not</i><br>required for PC-generated signals. The logic sense of this pin is controlled by<br>Coast Polarity (register 0FH, Bit 3). When not used, this pin may be grounded and<br>Coast Polarity programmed to 1, or tied HIGH (to VD through a 10 k resistor) and<br>Coast Polarity programmed to 0. Coast Polarity defaults to 1 at power-up.                         |
| REF BYPASS         | Internal Reference BYPASS<br>Bypass for the internal 1.25 V band gap reference. It should be connected to<br>ground through a 0.1 $\mu$ F capacitor. The absolute accuracy of this reference is<br>±4%, and the temperature coefficient is ±50 ppm, which is adequate for most<br>AD9883A applications. If higher accuracy is required, an external reference may<br>be employed instead.  |
| MIDSCV             | Midscale Voltage Reference BYPASS<br>Bypass for the internal midscale voltage reference. It should be connected to<br>ground through a 0.1 $\mu$ F capacitor. The exact voltage varies with the gain setting<br>of the Blue channel.   |
| FILT               | External Filter Connection<br>For proper operation, the pixel clock generator PLL requires an external filter.<br>Connect the filter shown in Figure 6 to this pin. For optimal performance, minimize<br>noise and parasitics on this node.  |
| POWER SUPPLY<br>VD | Main Power Supply<br>These pins supply power to the main elements of the circuit. They should be<br>filtered and as quiet as possible.   |
| VDD                | Digital Output Power Supply<br>A large number of output pins (up to 25) switching at high speed (up to 110 MHz)<br>generates a lot of power supply transients (noise). These supply pins are identified<br>separately from the VD pins so special care can be taken to minimize output noise<br>transferred into the sensitive analog circuitry. If the AD9883A is interfacing with<br>lower voltage logic, V DD may be connected to a lower supply voltage (as low as<br>2.5 V) for compatibility.  |
| PVD                | Clock Generator Power Supply<br>The most sensitive portion of the AD9883A is the clock generation circuitry. These<br>pins provide power to the clock PLL and help the user design for optimal<br>performance. The designer should provide quiet, noise-free power to these pins.  |
| GND                | Ground<br>The ground return for all circuitry on-chip. It is recommended that the AD9883A be<br>assembled on a single solid ground plane, with careful attention given to ground<br>current paths.   |

# 12.20. SAA7118E

#### 12.20.1. General Description

The SAA7118E is a video capture device for applications at the image port of VGA controllers. Philips X-VIP is a new multistandard comb filter video decoder chip with additional component processing, providing high quality, optionally scaled, video.

The SAA7118E is a combination of a four-channel analog preprocessing circuit including source selection, anti-aliasing filter and ADC, an automatic clamp and gain control, a Clock Generation Circuit (CGC), a digital multistandard decoder containing two-dimensional chrominance/luminance separation by an adaptive comb filter and a high performance scaler, including variable horizontal and vertical up and downscaling and a brightness, contrast and saturation control circuit.

It is a highly integrated circuit for desktop video and similar applications. The decoder is based on the principle of line-locked clock decoding and is able to decode the colour of PAL, SECAM and NTSC signals into ITU 601 compatible colour component values. The SAA7118E accepts CVBS or S-video (Y/C) as analog inputs from TV or VCR sources, including weak and distorted signals as well as baseband component signals  $Y-P_B-P_R$  or RGB. An expansion port (X-port) for digital video (bidirectional half duplex, D1 compatible) is also supported to connect to MPEG or video phone codec. At the so called image port (I-port) the SAA7118E supports 8 or 16-bit wide output data with auxiliary reference data for interfacing to VGA controllers.

The target application for the SAA7118E is to capture and scale video images, to be provided as digital video stream through the image port of a VGA controller, for capture to system memory, or just to provide digital baseband video to any picture improvement processing.

# 12.20.2. Features

#### Video acquisition/clock

• Up to sixteen analog CVBS, split as desired (all of the CVBS inputs optionally can be used to convert e.g. Vestigial Side Band (VSB) signals)

- Up to eight analog Y + C inputs, split as desired
- Up to four analog component inputs, with embedded or separate sync, split as desired
- Four on-chip anti-aliasing filters in front of the Analog-to-Digital Converters (ADCs)
- Automatic Clamp Control (ACC) for CVBS, Y and C (or VSB) and component signals
- Switchable white peak control
- Four 9-bit low noise CMOS ADCs running at twice the oversampling rate (27 MHz)

• Fully programmable static gain or Automatic Gain Control (AGC), matching to the particular signal properties

- On-chip line-locked clock generation in accordance with "ITU 601"
- Requires only one crystal (32.11 or 24.576 MHz) for all standards
- Horizontal and vertical sync detection.

#### Video decoder

• Digital PLL for synchronization and clock generation from all standards and non-standard video sources e.g. consumer grade VTR

Automatic detection of any supported colour standard

• Luminance and chrominance signal processing for PAL B, G, D, H, I and N, combination PAL N, PAL

M, NTSC M, NTSC-Japan, NTSC 4.43 and SECAM

• Adaptive 2/4-line comb filter for two dimensional chrominance/luminance separation, also with VTR signals

- Increased luminance and chrominance bandwidth for all PAL and NTSC standards
- Reduced cross colour and cross luminance artefacts
- PAL delay line for correcting PAL phase errors
- Brightness Contrast Saturation (BCS) adjustment, separately for composite and baseband signals
- User programmable sharpness control

• Detection of copy-protected signals according to the macrovision standard, indicating level of protection

• Independent gain and offset adjustment for raw data path.

#### Component video processing

- RGB component inputs
- $Y-P_B P_R$  component inputs
- Fast blanking between CVBS and synchronous component inputs
- Digital RGB to  $Y-C_B C_R$  matrix.

#### Video scaler

· Horizontal and vertical downscaling and upscaling to randomly sized windows

• Horizontal and vertical scaling range: variable zoom to 1/64 (icon) (note: H and V zoom are restricted by the transfer data rates)

Anti-alias and accumulating filter for horizontal scaling

• Vertical scaling with linear phase interpolation and accumulating filter for anti-aliasing (6-bit phase accuracy)

• Horizontal phase correct up and downscaling for improved signal quality of scaled data, especially for compression and video phone applications, with 6-bit phase accuracy (1.2 ns step width)

• Two independent programming sets for scaler part, to define two 'ranges' per field or sequences over frames

• Fieldwise switching between decoder part and expansion port (X-port) input

• Brightness, contrast and saturation controls for scaled outputs.

#### Vertical Blanking Interval (VBI) data decoder and slicer

• Versatile VBI-data decoder, slicer, clock regeneration and byte synchronization e.g. for World Standard Teletext (WST), North-American Broadcast Text System (NABTS), close caption, Wide Screen Signalling (WSS) etc.

#### Audio clock generation

• Generation of a field-locked audio master clock to support a constant number of audio clocks per video field

• Generation of an audio serial and left/right (channel)

#### Digital I/O interfaces

• Real-time signal port (R port), inclusive continuous line-locked reference clock and real-time status information supporting RTC level 3.1 (refer to document "RTC Functional Specification" for details)

• Bidirectional expansion port (X-port) with half duplex functionality (D1), 8-bit Y-C<sub>B</sub>-C<sub>R</sub>

- Output from decoder part, real-time and unscaled

- Input to scaler part, e.g. video from MPEG decoder (extension to 16-bit possible)

• Video image port (I-port) configurable for 8-bit data (extension to 16-bit possible) in master mode (own clock), or slave mode (external clock), with auxiliary timing and handshake signals

- Discontinuous data streams supported
- 32-word 4-byte FIFO register for video output data
- 28-word ´ 4-byte FIFO register for decoded VBI-data output
- Scaled 4 :2 :2, 4 :1 :1, 4 :2 :0, 4 :1 :0 Y-C<sub>B</sub> -C<sub>R</sub> output
- Scaled 8-bit luminance only and raw CVBS data output
- Sliced, decoded VBI-data output.

#### Miscellaneous

- Power-on control
- 5 V tolerant digital inputs and I/O ports
- Software controlled power saving standby modes supported

• Programming via serial I 2 C-bus, full read back ability by an external controller, bit rate up to 400 kbits/s

• Boundary scan test circuit complies with the "IEEE Std. 1149.b1 - 1994"

• BGA156 package.

12.20.3. Pinning

| SYMBOL | PIN | TYPE | DESCRIPTION  |
|--------|-----|------|--|
| XTOUT  | A2  | 0    | crystal oscillator output signal; auxiliary signal   |
| XTALO  | A3  | 0    | 24.576 MHz (32.11 MHz) crystal oscillator output; not<br>connected if TTL clock input of XTALI is used |

| V <sub>SS(xtal)</sub>   | A4  | Р   | ground for crystal oscillator  |
|---|---|---|--|
|   | A5  | 0   | test data output for boundary scan test: note 2  |
| XRDV  | A6  | 0   | task flag or ready signal from scaler, controlled by XROT  |
| XCLK  | A7  | U<br>1/0  |  |
|   |   | 1/0   | LSD of expansion port date   |
| XPD0  | AO  | 1/0   |  |
| XPD2  | A9  | 1/0   | MSB - 5 of expansion port data   |
| XPD4  | A10   | I/O   | MSB - 3 of expansion port data   |
| XPD6  | A11   | I/O   | MSB - 1 of expansion port data   |
| TEST1   | A12   | l/pu  | do not connect, reserved for future extensions and for testing:  |
|   |   |   | scan input   |
| TEST2   | A13   | l/pu  | do not connect, reserved for future extensions and for testing:  |
| _   | -   | 1   | scan input   |
| AI41  | B1  | 1   | analog input 41  |
| TEST3   | B2  | 0   | do not connect, reserved for future extensions and for testing   |
|   | D2<br>D2  |   | do not connect, reserved for future extensions and for testing   |
| V DD(xtal)  | <u>Б</u> 3  | P   |  |
| XTALI   | В4  | 1   | input terminal for 24.576 MHz (32.11 MHz) crystal oscillator   |
|   |   |   | or connection of external oscillator with TTL compatible   |
|   |   |   | square wave clock signal   |
| TDI   | B5  | l/pu  | test data input for boundary scan test; note 2   |
| TCK   | B6  | l/pu  | test clock for boundary scan test; note 2  |
| XDQ   | B7  | 1/0   | data qualifier for expansion port  |
| XPD1  | B8  | 1/0   | MSB - 6 of expansion port data   |
|   | B0  | 1/0   | MSB - 4 of expansion port data   |
|   | D3<br>D10   | 1/0   | MSB - 4 of expansion port data   |
| XPD5  | DIU<br>D14  | 1/0   | MSB - 2 of expansion port data   |
| XIRI  | B11   | I   | X-port output control signal, affects all X-port pins (XPD7 to   |
|   |   |   | XPD0, XRH, XRV, XDQ and XCLK), enable and active   |
|   |   |   | polarity is under software control (bits XPE in subaddress   |
|   |   |   | 83H)   |
| TEST4   | B12   | 0   | do not connect, reserved for future extensions and for testing:  |
|   |   |   | scan output  |
| TEST5   | B13   | NC  | do not connect, reserved for future extensions and for testing   |
| TEST6   | B14   | NC  | do not connect, reserved for future extensions and for testing   |
| VSSA4   | C1  | P   | ground for analog inputs Al4x  |
| 100/14  |   | 1   |  |
|   | <u>C2</u>   | D   | analog ground  |
| AGND  | 02  |   | analog ground  |
| TEST/   | 63  | NC  | do not connect, reserved for future extensions and for testing   |
| IES18   | C4  | NC  | do not connect, reserved for future extensions and for testing   |
| V <sub>DDD1</sub>   | C5  | Р   | digital supply voltage 1 (peripheral cells)  |
| TRST  | C6  | l/pu  | test reset input (active LOW), for boundary scan test (with  |
|   |   |   | internal pull-up); notes 2, 3 and 4  |
| XRH   | C7  | I/O   | horizontal reference I/O expansion port  |
| V <sub>DDD2</sub>   | C8  | Р   | digital supply voltage 2 (core)  |
| VDD3  |   | -   |  |
| 0000  | C9  | P   | digital supply voltage 3 (peripheral cells)  |
| VDDD4   | C9  | P   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)   |
|   | C9<br>C10   | P<br>P  | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)  |
| V <sub>DDD4</sub><br>XPD7   | C9<br>C10<br>C11  | P<br>P<br>I/O   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data  |
| V <sub>DDD4</sub><br>XPD7<br>TEST9  | C9<br>C10<br>C11<br>C12   | P<br>P<br>I/O<br>NC   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing  |
| V <sub>DDD4</sub><br>XPD7<br>TEST9<br>TEST10  | C9<br>C10<br>C11<br>C12<br>C13  | P<br>P<br>I/O<br>NC<br>NC   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing  |
| V <sub>DDD4</sub><br>XPD7<br>TEST9<br>TEST10<br>TEST11  | C9<br>C10<br>C11<br>C12<br>C13<br>C14   | P<br>P<br>I/O<br>NC<br>NC<br>I/pu   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:   |
| V <sub>DDD4</sub><br>XPD7<br>TEST9<br>TEST10<br>TEST11  | C9<br>C10<br>C11<br>C12<br>C13<br>C14   | P<br>I/O<br>NC<br>NC<br>I/pu  | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input   |
| VDDD4<br>XPD7<br>TEST9<br>TEST10<br>TEST11<br>Al43  | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1   | P<br>P<br>I/O<br>NC<br>NC<br>I/pu   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43  |
| V <sub>DDD4</sub><br>XPD7<br>TEST9<br>TEST10<br>TEST11<br>Al43<br>Al42  | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2   | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I  | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42   |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al4D   | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2<br>D3   | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)   |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al4D   | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2<br>D3<br>D4   | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I<br>I<br>P   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)   |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al4D           VDDA4   | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2<br>D3<br>D4<br>D5   | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I<br>I<br>P<br>P  | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)<br>digital groupd 1 (peripheral cells)  |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al42           Al42           Al4D           VDDA4           VSDD1           TAC   | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2<br>D3<br>D4<br>D5<br>C  | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I<br>I<br>P<br>P  | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)<br>digital ground 1 (peripheral cells)  |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al42           Al42           Al4D           VDDA4           VSSD1           TMS   | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2<br>D3<br>D4<br>D5<br>D6   | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I<br>I<br>P<br>P<br>P<br>I/pu   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)<br>digital ground 1 (peripheral cells)<br>test mode select input for boundary scan test or scan test;   |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al42           Al42           Al42           TEST1           TEST1   | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2<br>D3<br>D4<br>D5<br>D6   | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I<br>P<br>P<br>I/pu<br>   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)<br>digital ground 1 (peripheral cells)<br>test mode select input for boundary scan test or scan test;<br>note 2   |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al42           Al42           TEST11           VDDA4           VSSD1           TMS           VSSD2   | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2<br>D3<br>D4<br>D5<br>D6<br>D7   | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I<br>P<br>P<br>I/pu<br>P<br>P   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)<br>digital ground 1 (peripheral cells)<br>test mode select input for boundary scan test or scan test;<br>note 2<br>digital ground 2 (core; substrate connection)  |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al42           Al4D           V <sub>DDA4</sub> V <sub>SSD1</sub> TMS           V <sub>SSD2</sub> XRV  | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2<br>D3<br>D4<br>D5<br>D6<br>D7<br>D8   | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I<br>P<br>P<br>I/pu<br>P<br>I/O   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)<br>digital ground 1 (peripheral cells)<br>test mode select input for boundary scan test or scan test;<br>note 2<br>digital ground 2 (core; substrate connection)<br>vertical reference I/O expansion port   |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al42           Al42           Al4D           VDDA4           VSSD1           TMS           VSSD2           XRV           VSSD3                                   | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2<br>D3<br>D4<br>D5<br>D6<br>D7<br>D8<br>D9   | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I<br>P<br>P<br>I/pu<br>P<br>I/pu<br>P<br>I/O<br>P   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)<br>digital ground 1 (peripheral cells)<br>test mode select input for boundary scan test or scan test;<br>note 2<br>digital ground 2 (core; substrate connection)<br>vertical reference I/O expansion port<br>digital ground 3 (peripheral cells)  |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al42           Al42           Al4D           VDDA4           VSSD1           TMS           VSSD2           XRV           VSSD3           VSSD4                   | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2<br>D3<br>D4<br>D5<br>D6<br>D7<br>D8<br>D9<br>D10  | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I<br>P<br>P<br>I/pu<br>P<br>I/pu<br>P<br>I/O<br>P<br>P  | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)<br>digital ground 1 (peripheral cells)<br>test mode select input for boundary scan test or scan test;<br>note 2<br>digital ground 2 (core; substrate connection)<br>vertical reference I/O expansion port<br>digital ground 3 (peripheral cells)<br>digital ground 4 (core)   |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al42           Al42           Al4D           VDDA4           VSSD1           TMS           VSSD2           XRV           VSSD3           VSSD4                   | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2<br>D3<br>D4<br>D5<br>D6<br>D7<br>D6<br>D7<br>D8<br>D9<br>D10<br>D11   | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I<br>P<br>P<br>I/pu<br>P<br>I/pu<br>P<br>I/O<br>P<br>P<br>P<br>P<br>P   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)<br>digital ground 1 (peripheral cells)<br>test mode select input for boundary scan test or scan test;<br>note 2<br>digital ground 2 (core; substrate connection)<br>vertical reference I/O expansion port<br>digital ground 3 (peripheral cells)<br>digital ground 4 (core)<br>digital ground 5 (peripheral cells)  |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al4D           VDDA4           VSSD1           TMS           VSSD2           XRV           VSSD3           VSSD4           VSSD5           VDD5                  | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2<br>D3<br>D4<br>D5<br>D6<br>D7<br>D6<br>D7<br>D8<br>D9<br>D10<br>D11<br>D12  | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I<br>P<br>P<br>I/pu<br>P<br>I/pu<br>P<br>I/O<br>P<br>P<br>P<br>P<br>P<br>P<br>P<br>P<br>P<br>P<br>P<br>P<br>P   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)<br>digital ground 1 (peripheral cells)<br>test mode select input for boundary scan test or scan test;<br>note 2<br>digital ground 2 (core; substrate connection)<br>vertical reference I/O expansion port<br>digital ground 3 (peripheral cells)<br>digital ground 5 (peripheral cells)   |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al4D           VDDA4           VSSD1           TMS           VSSD2           XRV           VSSD3           VSSD4           VSSD5           VDD5           TEST12 | C9<br>C10<br>C11<br>C12<br>C13<br>C14<br>D1<br>D2<br>D3<br>D4<br>D5<br>D6<br>D7<br>D6<br>D7<br>D8<br>D9<br>D10<br>D11<br>D12<br>D12<br>D13  | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I<br>P<br>P<br>I/pu<br>P<br>I/pu<br>P<br>I/O<br>P<br>P<br>P<br>I/O<br>P<br>P<br>I/O   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)<br>digital ground 1 (peripheral cells)<br>test mode select input for boundary scan test or scan test;<br>note 2<br>digital ground 2 (core; substrate connection)<br>vertical reference I/O expansion port<br>digital ground 3 (peripheral cells)<br>digital ground 5 (peripheral cells)<br>digital ground 5 (peripheral cells)<br>digital supply voltage 5 (peripheral cells)   |
| VDDD4           XPD7           TEST9           TEST10           TEST11           Al43           Al42           Al4D           VDDA4           VSSD1           TMS           VSSD2           XRV           VSSD3           VSSD4           VSD5           TEST12                 | C9         C10         C11         C12         C13         C14         D1         D2         D3         D4         D5         D6         D7         D8         D9         D10         D11         D12         D3  | P<br>P<br>I/O<br>NC<br>NC<br>I/pu<br>I<br>I<br>P<br>P<br>I/pu<br>P<br>I/O<br>P<br>P<br>P<br>I/O<br>P<br>P<br>I/O<br>P<br>P<br>I/O   | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)<br>digital ground 1 (peripheral cells)<br>test mode select input for boundary scan test or scan test;<br>note 2<br>digital ground 2 (core; substrate connection)<br>vertical reference I/O expansion port<br>digital ground 3 (peripheral cells)<br>digital ground 5 (peripheral cells)<br>digital supply voltage 5 (peripheral cells)<br>do not connect, reserved for future extensions and for testing:<br>scan input |
| VDDD4           XPD7           TEST9           TEST10           TEST11           AI43           AI42           AI4D           VDDA4           VSSD1           TMS           VSSD2           XRV           VSSD3           VSSD4           VSD5           TEST12                 | C9         C10         C11         C12         C13         C14         D1         D2         D3         D4         D5         D6         D7         D8         D9         D10         D11         D12         D13 | P P I/O NC NC I/pu I I I P P I/pu P I/o P I/o P P P I/o P P I/o P | digital supply voltage 2 (core)<br>digital supply voltage 3 (peripheral cells)<br>digital supply voltage 4 (core)<br>MSB of expansion port data<br>do not connect, reserved for future extensions and for testing<br>do not connect, reserved for future extensions and for testing:<br>scan input<br>analog input 43<br>analog input 42<br>differential input for ADC channel 4 (pins Al41 to Al44)<br>analog supply voltage for analog inputs Al4x (3.3 V)<br>digital ground 1 (peripheral cells)<br>test mode select input for boundary scan test or scan test;<br>note 2<br>digital ground 2 (core; substrate connection)<br>vertical reference I/O expansion port<br>digital ground 3 (peripheral cells)<br>digital ground 5 (peripheral cells)<br>digital supply voltage 5 (peripheral cells)<br>do not connect, reserved for future extensions and for testing:<br>scan input |

|                    |      |     | expansion port, extended C <sub>B</sub> -C <sub>R</sub> output for image port    |
|--------------------|------|-----|--|
| Al44               | E1   | 1   | analog input 44  |
| V <sub>DDA4A</sub> | E2   | Р   | analog supply voltage for analog inputs Al4x (3.3 V)                             |
| Al31               | E3   | 1   | analog input 31  |
| V <sub>SSA3</sub>  | E4   | Р   | ground for analog inputs AI3x  |
| HPD1               | E11  | I/O | MSB - 6 of host port data I/O, extended C <sub>B</sub> -C <sub>R</sub> input for |
|                    |      |     | expansion port, extended $C_B$ - $C_R$ output for image port                     |
| HPD3               | E12  | I/O | MSB - 4 of host port data I/O, extended C <sub>B</sub> -C <sub>R</sub> input for |
|                    |      |     | expansion port, extended $C_B$ - $C_R$ output for image port                     |
| HPD2               | E13  | I/O | MSB - 5 of host port data I/O, extended C <sub>B</sub> -C <sub>R</sub> input for |
|                    |      |     | expansion port, extended $C_B$ - $C_R$ output for image port                     |
| HPD4               | E14  | I/O | MSB - 3 of host port data I/O, extended C <sub>B</sub> -C <sub>R</sub> input for |
|                    |      |     | expansion port, extended $C_B$ - $C_R$ output for image port                     |
| AI3D               | F1   | I/O | differential input for ADC channel 3 (pins AI31 to AI34)                         |
| AI32               | F2   | 1   | analog input 32  |
| AI33               | F3   | 1   | analog input 33  |
| V <sub>DDA3</sub>  | F4   | Р   | analog supply voltage for analog inputs AI3x (3.3 V)                             |
| V <sub>SSD6</sub>  | F11  | Р   | digital ground 6 (core)  |
| V <sub>DDD6</sub>  | F12  | Р   | digital supply voltage 6 (core)  |
| HPD5               | F13  | I/O | MSB - 2 of host port data I/O, extended C <sub>B</sub> -C <sub>P</sub> input for |
|                    |      |     | expansion port, extended $C_{\rm B}$ - $C_{\rm R}$ output for image port         |
| HPD6               | F14  | I/O | MSB - 1 of host port data I/O, extended C <sub>B</sub> -C <sub>R</sub> input for |
|                    |      |     | expansion port, extended $C_{\rm B}$ - $C_{\rm R}$ output for image port         |
| AI34               | G1   | 1   | analog input 34  |
|                    | G2   | P   | analog supply voltage for analog inputs Al3x (3.3 V)                             |
| AI22               | G3   | 1   | analog input 22  |
| AI21               | G4   | 1   | analog input 21  |
| Veepz              | G11  | P   | digital ground 7 (peripheral cells)  |
| IPD1               | G12  | 0   | MSB - 6 of image port data output  |
| HPD7               | G12  | U/O | MSB of host port data I/O extended Cp -Cp R input for                            |
| 111 07             | 010  |     | expansion port extended $C_{\rm B}$ - $C_{\rm B}$ output for image port          |
| IPD0               | G14  | 0   | LSB of image port data output  |
|                    | H1   | 1   | differential input for ADC channel 2 (nins AI24 to AI21)                         |
| Δ123               | H2   |     | analog input 23  |
| Value              | H3   | P   | around for analog inputs Al2y  |
| VSSA2              | H4   | P   | analog supply voltage for analog inputs Al2x                                     |
|                    |      |     | MSB - 5 of image port data output  |
| Waaaa              | H12  | D   | digital supply voltage 7 (peripheral cells)                                      |
|                    | H13  | 0   | MSR - 3 of image port data output  |
|                    |      | 0   | MSB - 3 of image port data output  |
| V                  | 1114 | D   | analog supply voltage for analog inputs Al2y                                     |
|                    | 10   |     |  |
|                    | JZ   |     |  |
| AIZ4               | J3   |     | analog input 24  |
| VSSA1              | J4   |     |  |
| VSSD8              | JII  |     |  |
| V DDD8             | J12  | P   |  |
|                    | J 13 |     |  |
|                    | J14  | 0   | MSB – 2 of image port data output  |
| AI12               | K1   |     | analog input 12  |
| AI13               | K2   |     | analog input 13  |
| AI1D               | K3   |     | differential input for ADC channel 1 (pins Al14 to Al11)                         |
| V <sub>DDA1</sub>  | K4   | Р   | analog supply voltage for analog inputs AI1x (3.3 V)                             |
| IPD7               | K11  | 0   | MSB of image port data output  |
| IGPH               | K12  | 0   | multi purpose horizontal reference output signal; image port                     |
|                    |      | -   | (controlled by subaddresses 84H and 85H)   |
| IGP1               | K13  | 0   | general purpose output signal 1; image port (controlled by                       |
|                    |      |     | subaddresses 84H and 85H)  |
| IGPV               | K14  | 0   | multi purpose vertical reference output signal; image port                       |
|                    |      | _   | (controlled by subaddresses 84H and 85H)   |
| V <sub>DDA1A</sub> | L1   | P   | analog supply voltage for analog inputs Al1x (3.3 V)                             |
| AGNDA              | L2   | Р   | analog signal ground   |
| AI14               | L3   | -   | analog input 14  |
| V <sub>SSD9</sub>  | L4   | P   | digital ground 9 (peripheral cells)  |
| V <sub>SSD10</sub> | L5   | Р   | digital ground 10 (core)   |
| ADP6               | L6   | 0   | MSB - 2 of direct analog-to-digital converted output data                        |

|                    |            |         | (VSB)  |
|--------------------|------------|---------|--|
| ADP3               | L7         | 0       | MSB - 5 of direct analog-to-digital converted output data            |
|                    |            |         | (VSB)  |
| Veed11             | 18         | Р       | digital ground 11 (peripheral cells)                                 |
| Vesp12             | 19         | P       | digital ground 12 (core)   |
| RTCO               | 1 10       | O/st/pd | real-time control output: contains information about actual          |
|                    |            |         | system clock frequency, field rate, odd/even sequence.               |
|                    |            |         | decoder status, subcarrier frequency and phase and PAL               |
|                    |            |         | sequence: the RTCO pin is enabled via I <sup>2</sup> C-bus bit RTCE: |
|                    |            |         | see notes 5, 6   |
| V <sub>SSD13</sub> | L11        | Р       | digital ground 13 (peripheral cells)                                 |
| ITRI               | L12        | I/(O)   | image port output control signal, affects all input port pins        |
|                    |            | (-)     | inclusive ICLK, enable and active polarity is under software         |
|                    |            |         | control (bits IPE in subaddress 87H); output path used for           |
|                    |            |         | testing: scan output   |
| IDQ                | L13        | 0       | output data qualifier for image port (optional: gated clock          |
|                    |            |         | output)  |
| IGP0               | L14        | 0       | general purpose output signal 0; image port (controlled by           |
|                    |            |         | subaddresses 84H and 85H)  |
| AOUT               | M1         | 0       | analog test output (do not connect)                                  |
| V <sub>SSA0</sub>  | M2         | Р       | ground for internal Clock Generation Circuit (CGC)                   |
| V <sub>DDA0</sub>  | M3         | Р       | analog supply voltage (3.3 V) for internal clock generation          |
|                    |            |         | circuit  |
| V <sub>DDD9</sub>  | M4         | Р       | digital supply voltage 9 (peripheral cells)                          |
| VDDD10             | M5         | Р       | digital supply voltage 10 (core)                                     |
| ADP7               | M6         | 0       | MSB – 1 of direct analog-to-digital converted output data            |
|                    |            | C C     | (VSB)  |
|                    | M7         | 0       | MSB 6 of direct analog to digital converted output data              |
| 7,012              | 1017       | Ŭ       |  |
| M                  | 140        | D       | (VSD)  |
| VDDD11             | IVIO<br>MO |         | digital supply voltage 11 (periprieral cells)                        |
| VDDD12             | M9         | P       | digital supply voltage 12 (core)                                     |
| RISU               | M10        | 0       | real-time status or sync information, controlled by                  |
|                    |            |         | subaddresses 11H and 12H   |
| V <sub>DDD13</sub> | M11        | Р       | digital supply voltage 13 (peripheral cells)                         |
| AMXCLK             | M12        |         | audio master external clock input                                    |
| FSW                | M13        | l/pd    | fast switch (blanking) with internal pull-down inserts               |
|                    |            |         | component inputs into CVBS signal                                    |
| ICLK               | M14        | I/O     | clock output signal for image port, or optional                      |
|                    |            |         | asynchronous back-end clock input                                    |
| TEST13             | N1         | NC      | do not connect, reserved for future extensions and for testing       |
| TEST14             | N2         | l/pu    | do not connect, reserved for future extensions and for testing       |
| TEST15             | N3         | l/pd    | do not connect, reserved for future extensions and for testing       |
| CE                 | N4         | l/pu    | chip enable or reset input (with internal pull-up)                   |
| LLC2               | N5         | 0       | line-locked 1 ¤2 clock output (13.5 MHz nominal)                     |
| CLKEXT             | N6         | 1       | external clock input intended for analog-to-digital conversion       |
|                    |            |         | of VSB signals (36 MHz)  |
| ADP5               | N7         | 0       | MSB - 3 of direct analog-to-digital converted output data            |
|                    |            |         | (VSB)  |
| ADP0               | N8         | 0       | LSB of direct analog-to-digital converted output data (VSB)          |
| SCL                | N9         |         | serial clock input (I 2 C-bus)                                       |
| RTS1               | N10        | 0       | real-time status or sync information, controlled by                  |
|                    |            |         | subaddresses 11H and 12H   |
| ASCLK              | N11        | 0       | audio serial clock output  |
| ITRDY              | N12        | 1       | target ready input for image port data                               |
| TEST16             | N13        | NC      | do not connect, reserved for future extensions and for testing       |
| TEST17             | N14        | NC      | do not connect, reserved for future extensions and for testing       |
| TEST18             | P2         | 1/0     | do not connect, reserved for future extensions and for testing       |
| EXMCLR             | P3         | l/pd    | external mode clear (with internal pull-down)                        |
| LLC                | P4         | 0       | line-locked system clock output (27 MHz nominal)                     |
| RES                | P5         | 0       | reset output (active LOW)  |
| ADP8               | P6         | 0       | MSB of direct analog-to-digital converted output data (VSB)          |
| ADP4               | P7         | 0       | MSB - 4 of direct analog-to-digital converted output data            |
|                    |            |         | (VSB)  |
| ADP1               | P8         | 0       | MSB - 7 of direct analog-to-digital converted output data            |

|        |     |         | (VSB)  |
|--------|-----|---------|--|
| INT_A  | P9  | O/od    | I <sup>2</sup> C-bus interrupt flag (LOW if any enabled status bit has |
| _      |     |         | changed)   |
| SDA    | P10 | I/O/od  | serial data input/output (I 2 C-bus)                                   |
| AMCLK  | P11 | 0       | audio master clock output, up to 50% of crystal clock                  |
| ALRCLK | P12 | O/st/pd | audio left/right clock output; can be strapped to supply via a         |
|        |     |         | 3.3 kW resistor to indicate  |
|        |     |         | that the default 24.576 MHz crystal (ALRCLK = 0; internal              |
|        |     |         | pull-down) has been replaced   |
|        |     |         | by a 32.110 MHz crystal (ALRCLK = 1); see notes 5 and 7                |
| TEST19 | P13 | l/pu    | do not connect, reserved for future extensions and for testing:        |
|        |     |         | scan input   |

#### Notes

1. I = input, O = output, P = power, NC = not connected, st = strapping, pu = pull-up, pd = pull-down, od = open-drain.

2. In accordance with the "IEEE1149.1" standard the pads TDI, TMS, TCK and TRST are input pads with an internal pull-up transistor and TDO is a 3-state output pad.

3. For board design without boundary scan implementation connect the TRST pin to ground.

4. This pin provides easy initialization of the Boundary Scan Test (BST) circuit. TRST can be used to force the Test Access Port (TAP) controller to the TEST\_LOGIC\_RESET state (normal operation) at once.

5. Pin strapping is done by connecting the pin to the supply via a 3.3  $\kappa\Omega$  resistor. During the power-up reset sequence the corresponding pins are switched to input mode to read the strapping level. For the default setting no strapping

resistor is necessary (internal pull-down).

6. Pin RTCO operates as I 2 C-bus slave address pin; RTCO = 0 slave address 42H/43H (default); RTCO = 1 slave address 40H/41H.

7. Pin ALRCLK: 0 = 24.576 MHz crystal (default; Philips order number 4322 143 05291); 1 = 32.110 MHz crystal

| × 000000000000000000000000000000000000  |
|---|
| * 02000000000000                        |
|   |
|   |
| r 0000000000000000                      |
| к рара авар                             |
| 10000 0000                              |
| H DODD                                  |
| G 0000 SAA7118E 0000                    |
| F DODD 0000                             |
| ■ 0000 0000                             |
| 0 0000000000000000                      |
| 0000000000000000000                     |
| I D000000000000000000000000000000000000 |
| * 000000000000                          |
| 1 2 3 4 5 6 7 8 9 10 11 12 13 14        |

#### 12.21. TPS72501

#### 12.21.1. General Description

The TPS725xx family of 1-A low-dropout (LDO) linear regulators has fixed voltage options available that are commonly used to power the latest DSPs, FPGAs, and microcontrollers. An adjustable option ranging from 1.22 V to 5.5 V is also available. The integrated supervisory circuitry provides an active low RESET signal when the output falls out of regulation. The no capacitor/any capacitor feature allows the customer to tailor output transient performance as needed. Therefore, compared to other regulators capable of providing the same output current, this family of regulators can provide a stand alone power supply solution or a post regulator for a switch mode power supply.

These regulators are ideal for higher current applications. The family operates over a wide range of input voltages (1.8 V to 6 V) and has very low dropout (170 mV at 1-A).

Ground current is typically 210  $\mu$ A at full load and drops to less than 80  $\mu$ A at no load. Standby current is less than 1  $\mu$ A.

Each regulator option is available in either a SOT223–5, D (TPS72501 only), or DDPAK package. With a low input voltage and properly heatsinked package, the regulator dissipates more power and achieves higher efficiencies than similar regulators requiring 2.5 V or more minimum input voltage and higher quiescent currents. These features make it a viable power supply solution for portable, battery powered equipment.

Although an output capacitor is not required for stability, transient response and output noise are improved with a 10-µF output capacitor.

Unlike some regulators that have a minimum current requirement, the TPS725 family is stable with no output load current. The low noise capability of this family, coupled with its high current operation and ease of power dissipation, make it ideal for telecom boards, modem banks, and other noise sensitive applications.

#### 12.21.2. Features

- 1-A Output Current
- Available in 1.5-V, 1.6-V, 1.8-V, 2.5-V Fixed-Output and Adjustable Versions (1.2-V to 5.5-V)
- Input Voltage Down to 1.8 V
- Low 170-mV Dropout Voltage at 1 A (TPS72525)
- Stable With Any Type/Value Output Capacitor
- Integrated Supervisor (SVS) With 50-ms RESET Delay Time
- Low 210-µA Ground Current at Full Load (TPS72525)
- Less than 1-µA Standby Current
- ±2% Output Voltage Tolerance Over Line, Load, and Temperature (-40C to 125C)
- Integrated UVLO
- Thermal and Overcurrent Protection
- 5-Lead SOT223-5 or DDPAK and 8-Pin SOP (TPS72501 only) Surface Mount Package





# 12.22. TSOP1136

#### Description

The TSOP11.. – series are miniaturized receivers for infrared remote control systems. PIN diode and preamplifier are assembled on lead frame, the epoxy package is designed as IR filter.

The demodulated output signal can directly be decoded by a microprocessor. The main benefit is the operation with short burst transmission codes (e.g. RECS 80) and high data rates.

#### Features

- Photo detector and preamplifier in one package
- Internal filter for PCM frequency
- Improved shielding against electrical field disturbance
- TTL and CMOS compatibility
- Output active low
- Low power consumption
- High immunity against ambient light



# Special Features

- Enhanced data rate of 3500 bit/s
- Operation with short bursts possible (≥6 cycles/burst)



# 12.23. PCF8591

#### 12.23.1. General Description

The PCF8591 is a single-chip, single-supply low power 8-bit CMOS data acquisition device with four analog inputs, one analog output and a serial I<sup>2</sup>C-bus interface.

Three address pins A0, A1 and A2 are used for programming the hardware address, allowing the use of up to eight devices connected to the I<sup>2</sup>C-bus without additional hardware. Address, control and data to and from the device are transferred serially via the two-line bidirectional I<sup>2</sup>C-bus.

The functions of the device include analog input multiplexing, on-chip track and hold function, 8-bit analog-to-digital conversion and an 8-bit digital-to-analog conversion. The maximum conversion rate is given by the maximum speed of the  $I^2$ C-bus.

#### 12.23.2. Features

- Single power supply
- Operating supply voltage 2.5 V to 6 V
- Low standby current
- Serial input/output via I 2 C-bus
- Address by 3 hardware address pins
- Sampling rate given by I 2 C-bus speed
- 4 analog inputs programmable as single-ended or differential inputs
- Auto-incremented channel selection
- Analog voltage range from Vss to VDD
- On-chip track and hold circuit

- 8-bit successive approximation A/D conversion
- Multiplying DAC with one analog output.

#### 12.23.3. Pinning

| SYMBOL           | PIN | DESCRIPTION                                   |
|------------------|-----|---|
| AINO             | 1   | analog inputs (A/D converter)                 |
| AIN1             | 2   |   |
| AIN2             | 3   |   |
| AIN3             | 4   |   |
| A0               | 5   | hardware address                              |
| A1               | 6   |   |
| A2               | 7   |   |
| V <sub>SS</sub>  | 8   | negative supply voltage                       |
| SDA              | 9   | I <sup>2</sup> C-bus data input/output        |
| SCL              | 10  | I <sup>2</sup> C-bus clock input              |
| OSC              | 11  | oscillator input/output                       |
| EXT              | 12  | external/internal switch for oscillator input |
| AGND             | 13  | analog ground                                 |
| V <sub>REF</sub> | 14  | voltage reference input                       |
| AOUT             | 15  | analog output (D/A converter)                 |
| V <sub>DD</sub>  | 16  | positive supply voltage                       |

#### 12.24. PW1231

#### 12.24.1. General Description

The PW1231 is a high-quality, digital video signal processor that incorporates Pixelworks' patented deinterlacing, scaling, and video enhancement algorithms. The PW1231 accepts industry-standard video formats and resolutions, and converts the input into any desired output format. The video algorithms are highly efficient, providing excellent quality video.

The PW1231 Video Signal Processor combines many functions into a single device, including memory controller, auto-configuration, and others. This high level of integration enables simple, flexible, cost-effective solutions featuring fewer required components.



#### 12.24.2. Features

- Built-In Memory Controller
- Motion-Adaptive Deinterlace Processor
- Intelligent Edge Deinterlacing
- Digital Color/Luminance Transient Improvement (DCTI/DLTI)
- Interlaced Video Input Options, including NTSC and PAL
- Independent horizontal and vertical scaling
- Copy Protection
- Two-Wire Serial Interface

#### 12.24.3. Applications

For use with Digital Displays

Flat-Panel (LCD, DLP) TVs

- Rear Projection TVs
- Plasma Displays
- LCD Multimedia Monitors
- Multimedia Projectors

#### 12.25. PW181

#### 12.25.1. General Description

The PW181 Image Processor is a highly integrated "system-on-a-chip" that interfaces computer graphics and video inputs in virtually any format to a fixed-frequency flat panel display.

Computer and video images from NTSC/PAL to WUXGA at virtually any refresh rate can be resized to fit on a fixed-frequency target display device with any resolution up to WUXGA. Video data from 4:3 aspect ratio NTSC or PAL and 16:9 aspect ratio HDTV or SDTV is supported. Multi-region, nonlinear scaling allows these inputs to be resized optimally for the native resolution of the display.

Advanced scaling techniques are supported, such as format conversion using multiple programmable regions. Three independent image scalers coupled with frame locking circuitry and dual programmable color lookup tables create sharp images in multiple windows, without user intervention.

Embedded SDRAM frame buffers and memory controllers perform frame rate conversion and enhanced video processing completely on-chip. A separate memory is dedicated to storage of on-screen display images and CPU general purpose use.

Advanced video processing techniques are supported using the internal frame buffer, including motion adaptive, temporal deinterlacing with film mode detection. When used in combination with the new third-generation scaler, this advanced video processing technology delivers the highest quality video for advanced displays.

Both input ports support integrated DVI 1.0 content protection using standard DVI receivers.

A new advanced OSD Generator with more colors and larger sizes supports more demanding OSD applications, such as on-screen programming guides. When coupled with the new, faster, integrated microprocessor, this OSD Generator supports advanced OSD animation techniques.

Programmable features include the user interface, custom start-up screen, all automatic imaging features, and special screen effects.



#### 12.25.2. Features

- Third-generation, two-dimensional filtering techniques
- · Third-generation, advanced scaling techniques
- Second-generation Automatic Image Optimization
- Frame rate conversion
- Video processing
- On-Screen Display (OSD)
- On-chip microprocessor
- JTAG debugger and boundary scan
- Picture-in-picture (PIP)
- Multi-region, non-linear scaling
- Hardware 2-wire serial bus support

#### 12.25.3. Applications

Multimedia Displays

• Plasma Displays

Digital Television

# 12.26. SIL151B

#### 12.26.1. General Description

The SiI 151B receiver uses PanelLink Digital technology to support high-resolution displays up to SXGA (25-112MHz). This receiver supports up to true color panels (24 bit/pixel, 16M colors) with both one and two pixels per clock.

All PanelLink products are designed on a scaleable CMOS architecture, ensuring support for future performance enhancements while maintaining the same logical interface. System designers can be assured that the interface will be stable through a number of technology and performance generations. PanelLink Digital technology simplifies PC and display interface design by resolving many of the system level issues associated with high-speed mixed signal design, providing the system designer with a digital interface solution that is quicker to market and lower in cost.

#### 12.26.2. Features

- Low Power Operation: 201mA max. current consumption at 3.3V core operation
- Time staggered data output for reduced ground bounce and lower EMI
- Sync Detect feature for Plug & Display iMHot Plugginglo
- Cable Distance Support: over 5m with twisted-pair, fiber-optics ready
- Compliant with DVI 1.0 (DVI is backwards compatible with VESA <sup>®</sup> P&D <sup>™</sup> and DFP)
- HSYNC de-jitter circuitry enables stable operation even when HSYNC contains jitter
- Low power standby mode
- Automatic entry into standby mode with clock detect circuitry
- Standard and Pb-free packages

# 12.27. SDRAM 4M x 16 (MT48LC4M16A2TG-75)

#### 12.27.1. General Description

The Micron ® 64Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 67,108,864 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4's 16,777,216-bit banks is organized as 4,096 rows by 1,024 columns by 4 bits. Each of the x8's 16,777,216-bit banks is organized as 4,096 rows by 512 columns by 8 bits. Each of the x16's 16,777,216- bit banks is organized as 4,096 rows by 256 columns by 16 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A11 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access. The SDRAM provides for programmable READ or WRITE burst lengths of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

The 64Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the *2n* rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation.

The 64Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.

SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks in order to hide precharge time and the capability to randomly change column addresses on each clock cycle during a burst access.

#### FUNCTIONAL BLOCK DIAGRAM

4 Meg x 16 SDRAM



# 12.27.2. Features

- PC66-, PC100-, and PC133-compliant
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto Precharge, includes CONCURRENT AUTO PRECHARGE, and Auto Refresh Modes
- Self Refresh Modes: standard and low power
- 64ms, 4,096-cycle refresh
- LVTTL-compatible inputs and outputs
- Single +3.3V ±0.3V power supply

| PIN NUMBERS | SYMBOL | TYPE  | DESCRIPTION   |
|-------------|--------|-------|---|
| 38          | CLK    | Input | Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.  |
| 37          | CKE    | Input | Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH. |
| 19          | CS#    | Input | Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are  |

#### 12.27.3. Pin Descriptions

|   |                    |          | masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.   |
|---|--------------------|----------|--|
| 16, 17, 18  | WE#, CAS#,<br>RAS# | Input    | Command Inputs: WE#, CAS#, and RAS# (along with CS#) define the command being entered.   |
| 39  | x4, x8: DQM        | Input    | Input/Output Mask: DQM is an input mask signal for write<br>accesses and an output enable signal for read accesses. Input<br>data is masked when DQM is sampled HIGH during a WRITE<br>cycle. The output buffers are placed in a High-Z state (two-<br>clock latency) when DQM is sampled HIGH during a READ   |
| 15, 39  | x16: DQML,<br>DQMH |          | cycle. On the x4 and x8, DQML (Pin 15) is a NC and DQMH is DQM. On the x16, DQML corresponds to DQ0-DQ7 and DQMH corresponds to DQ8-DQ15. DQML and DQMH are considered same state when referenced as DQM.  |
| 20, 21  | BA0, BA1           | Input    | Bank Address Inputs: BA0 and BA1 define to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.   |
| 23-26, 29-34, 22,<br>35   | A0-A11             | Input    | Address Inputs: A0-A11 are sampled during the ACTIVE command (row-address A0-A11) and READ/WRITE command (column-address A0-A9 [x4]; A0-A8 [x8]; A0-A7 [x16]; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10[HIGH]) or bank selected by BA0, BA1 (A1[LOW]). The address inputs also provide the op-code during a LOAD MODE REGISTER command. |
| 2, 4, 5, 7, 8, 10,<br>11, 13, 42, 44, 45,<br>47, 48, 50, 51, 53 | DQ0-DQ15           | x16: I/O | Data Input/Output: Data bus for x16 (4, 7, 10, 13, 42, 45, 48, and 51 are NCs for x8; and 2, 4, 7, 8, 10, 13, 42, 45, 47, 48, 51, and 53 are NCs for x4).  |
| 2, 5, 8, 11, 44, 47,<br>50, 53                                  | DQ0-DQ7            | x8: I/O  | Data Input/Output: Data bus for x8 (2, 8, 47, 53 are NCs for x4).  |
| 5, 11, 44, 50   | DQ0-DQ3            | x4: I/O  | Data Input/Output: Data bus for x4.  |
| 40  | NC                 | -        | No Connect: These pins should be left unconnected.   |
| 36  | NC                 | -        | Address input (A12) for the 256Mb and 512Mb devices  |
| 3, 9, 43, 49  | V <sub>DD</sub> Q  | Supply   | DQ Power: Isolated DQ power on the die for improved noise immunity.  |
| 6, 12, 46, 52   | V <sub>SS</sub> Q  | Supply   | DQ Ground: Isolated DQ ground on the die for improved noise immunity.  |
| 1, 14, 27   | V <sub>DD</sub>    | Supply   | Power Supply: +3.3V ±0.3V.   |
| 28, 41, 54  | V <sub>SS</sub>    | Supply   | Ground.  |

# 12.28. FLASH 16MBit

# 12.28.1. Description

The M29W160E is a 16 Mbit (2Mb x8 or 1Mb x16) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single low voltage (2.7 to 3.6V) supply. On power-up the memory defaults to its Read mode where it can be read in the same way as a ROM or EPROM. The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased. Each block can be protected independently to prevent accidental Program or Erase commands from modifying the memory. Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards. The blocks in the memory are asymmetrically arranged, ee Figures 5 and 6. Block Addresses, he first or last 64 KBytes have been divided into our additional blocks. The 16 KByte Boot Block can be used for small initialization code to start the microprocessor, the two 8 KByte Parameter Blocks can be used for parameter storage and the remaining 32K is a small Main Block where the application may be stored. Chip Enable, Output Enable and Write Enable signals control the bus operation of the memory. They allow simple connection to most microprocessors, often without additional logic. The memory is offered TSOP48 (12 x 20mm) and TFBGA48 (0.8mm pitch) packages. The memory is supplied with all the bits erased (set to '1').

# 12.28.2. FEATURES SUMMARY

- SUPPLY VOLTAGE
- Vcc = 2.7V to 3.6V for Program, Erase and Read
- ACCESS TIMES: 70, 90ns
- PROGRAMMING TIME
- 10µs per Byte/Word typical
- 35 MEMORY BLOCKS
- 1 Boot Block (Top or Bottom Location)
- 2 Parameter and 32 Main Blocks
- PROGRAM/ERASE CONTROLLER
- Embedded Byte/Word Program algorithms
- ERASE SUSPEND and RESUME MODES
- Read and Program another Block during Erase Suspend
- UNLOCK BYPASS PROGRAM COMMAND
- Faster Production/Batch Programming
- TEMPORARY BLOCK UNPROTECTION MODE
- COMMON FLASH INTERFACE
- 64 bit Security Code
- LOW POWER CONSUMPTION
- Standby and Automatic Standby
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- ELECTRONIC SIGNATURE
- Manufacturer Code: 0020h
- Top Device Code M29W160ET: 22C4h
- Bottom Device Code M29W160EB: 2249h

# 12.29. 74LX1G86

#### 12.29.1. Features

- 5V TOLERANT INPUTS
- HIGH SPEED: t<sub>PD</sub> = 5ns (MAX.) at VCC = 3V
- LOW POWER DISSIPATION: ICC = 1A (MAX.) at TA = 25°C
- POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
- SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24mA (MIN) at VCC = 3V
- BALANCED PROPAGATION DELAYS: t<sub>PLH</sub> ≈ t<sub>PHL</sub>
- OPERATING VOLTAGE RANGE: V<sub>CC</sub>(OPR) = 1.65V to 5.5V (1.2V Data Retention)
- IMPROVED LATCH-UP IMMUNITY

# 12.29.2. Description

The 74LX1G86 is a low voltage CMOS SINGLE EXCLUSIVE OR GATE fabricated with sub-micron silicon gate and double-layer metal wiring  $C^2MOS$  technology.

Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V.

All inputs and outputs are equipped with protection circuits against static discharge.

# 12.29.3. Pin Connections and Descriptions



| PIN No | SYMBOL          | NAME AND FUNCTION       |
|--------|-----------------|-------------------------|
| 1      | 1A              | Data Input              |
| 2      | 1B              | Data Input              |
| 4      | 1Y              | Data Output             |
| 3      | GND             | Ground (0V)             |
| 5      | V <sub>cc</sub> | Positive Supply Voltage |

# 12.30. 74HCT4053

# 12.30.1. General Description

74HCT4053 is a high-speed Si-gate CMOS device, which has a triple 2-channel analogue multiplexer / demultiplexer with a common enable input.

 $V_{CC}$  and GND are the supply voltage pins for the digital control inputs The  $V_{CC}$  to GND ranges are 4.5 to 5.5 V for HCT. The analog inputs/outputs (nY0 and nY1, and nZ) can swing between  $V_{CC}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{CC}$  -  $V_{EE}$  may not exceed 10.0 V.

| 12.30.2. | Pin | Description |
|----------|-----|-------------|
|----------|-----|-------------|

PIN DESCRIPTION

| PIN NO.   | SYMBOL                              | NAME AND FUNCTION          |
|-----------|-------------------------------------|----------------------------|
| 2, 1      | 2Y <sub>0</sub> to, 2Y <sub>1</sub> | independent inputs/outputs |
| 5, 3      | 3Y <sub>0</sub> to, 3Y <sub>1</sub> | independent inputs/outputs |
| 6         | Ē                                   | enable input (active LOW)  |
| 7         | VEE                                 | negative supply voltage    |
| 8         | GND                                 | ground (0 V)               |
| 11, 10, 9 | S <sub>1</sub> to S <sub>3</sub>    | select inputs              |
| 12, 13    | 1Y <sub>0</sub> , 1Y <sub>1</sub>   | independent inputs/outputs |
| 14, 15, 4 | 1Z to 3Z                            | common inputs/outputs      |
| 16        | V <sub>cc</sub>                     | positive supply voltage    |



# **13. SERVICE MENU SETTINGS**

All system, geometry and white balance alignments are performed in production service mode. Before starting the production mode alignments, make sure that all manual adjustments are done correctly. To start production mode alignments enter the MENU by pressing "**M**" button and then press the digits 4, 7, 2 and 5 respectively. The following menu appears on the screen.



There are 3 submenu in service menu. These are **display**, **calibration** and **deinterlacer** menus. Press " $\blacktriangleleft$ / $\blacktriangleright$ " buttons to select a menu item and " $\blacklozenge$ / $\blacktriangleright$ " or "**OK**" buttons to set the menu item to the desired option. To exit the service menu press "**M**" button. Entire service menu parameters of Plasma TV are listed below.

# 13.1. display menu

By pressing "◀/▶" buttons select the first icon. **display** menu appears on the screen.

| -                               |       |     |         |      |
|---------------------------------|-------|-----|---------|------|
| display                         |       |     |         |      |
| blank color                     | black | red | green   | blue |
| panel                           |       | 0   | 852x480 |      |
| power on time                   |       |     | 33:5    |      |
| backlight on time               |       |     | 33:0    |      |
| Vestel V1.0.10 Release Build    |       |     |         |      |
| scart prescale                  |       |     |         | 25   |
| nicam prescale                  |       |     |         | 32   |
|                                 |       |     |         |      |
| down to change display settings |       |     |         |      |

#### blank color

By pressing  $\blacktriangle/\checkmark$  button, select **blank color**. Press  $\blacktriangleleft/\triangleright$  button to set the blank color. The options are: **black**, red, green and **blue**.

#### panel

Displays panel resolution

#### power on time

Displays total working time of the set

#### backlight on time

Displays total backlight on time of the set.

#### scart prescale

By pressing  $\blacktriangle/\checkmark$  button, select **scart prescaler**. Press  $\checkmark/\triangleright$  button to set the scart prescaler. Scart prescale can be adjusted between 0 and 127.

#### nicam prescale

By pressing  $\blacktriangle/\checkmark$  button, select **nicam prescaler**. Press  $\checkmark/\triangleright$  button to set the nicam prescaler. Nicam prescale can be adjusted between 0 and 127.



#### fm/am prescale

By pressing ▲/▼ button, select **fm/am prescaler**. Press **◄**/**▶** button to set the fm/am prescaler. Fm/am prescale can be adjusted between 0 and 127.

#### subwoofer corner

By pressing  $\blacktriangle/\checkmark$  button, select **subwoofer corner**. Press  $\checkmark/\triangleright$  button to set the subwoofer corner. Subwoofer corner can be adjusted between 0 and 7.

#### subwoofer level

By pressing  $\blacktriangle/\checkmark$  button, select **subwoofer level**. Press  $\checkmark/\triangleright$  button to set the subwoofer level. Subwoofer level can be adjusted between 0 and 32.

#### agc adjustment

Adjustment for automatic gain control of tuner. By pressing  $\blacktriangle/\checkmark$  button, select **agc adjustment**. Press  $\checkmark/\triangleright$  button to set the agc adjustment. Agc adjustment can be adjusted between 0 and 31.

# 13.2. calibration menu

By pressing "◀/▶" buttons select the second icon. **calibration** menu appears on the screen.

| calibration                                  | _                            |  |  |
|--|------------------------------|--|--|
| color temp                                   | 5500K 6500K 7500K 9300K user |  |  |
| user color temp                              | 6500K                        |  |  |
| video format                                 | auto                         |  |  |
| colorspace                                   | RGB                          |  |  |
| test pattern                                 | none solid color vert bars   |  |  |
| color components                             | all red green blue           |  |  |
| solid field level                            | 33                           |  |  |
|  |                              |  |  |
| down to change cal. settings, scrolling menu |                              |  |  |

#### color temp

By pressing ▲/▼ button, select **color temp**. Press **◄**/▶ button to set the color temperature. The options are: **5500K**, **6500K**, **7500K**, **9300K** and **user**.

#### user color temp

By pressing  $\blacktriangle/\checkmark$  button, select **user color temp**. Press  $\blacktriangleright$  button to increase the user color temperature. Press  $\triangleleft$  button to decrease the user color temperature. User color temperature can be adjusted between 5000K and 9300K.

#### video format

By pressing ▲/▼ button, select video format. Press ◀/▶ button to set the video format. The options are: auto, ntsc, pal, secam and ntsc japan.

#### color space

Displays the current color space used. RGB, YPbPr SMPTE240, YPbPr REC709 and YCbCr REC601.

#### test pattern

By pressing  $\blacktriangle/\checkmark$  button, select **test pattern**. Press  $\blacktriangleleft/\triangleright$  button to set the test pattern. The options are: none, solid color and vert bars.

| calibration                 |      |                       |         |      |
|-----------------------------|------|-----------------------|---------|------|
| colorspace                  |      | RGE                   | 3       |      |
| test pattern                | none | solid color           | vert ba | rs   |
| color components            | all  | red                   | green k | olue |
| solid field level           |      |                       |         | 33   |
| adc calibration             |      |                       |         | Þ    |
| initial APS                 |      | on                    | off     |      |
| factory reset               |      | <ok> to activate</ok> |         |      |
|                             |      |                       |         |      |
| △ right/left to adjust item |      |                       |         |      |

#### color components

By pressing  $\blacktriangle/\checkmark$  button, select **color components**. Press  $\blacktriangleleft/\triangleright$  button to set the color components. The options are: **all**, **red**, **green** and **blue**.

#### solid field level

By pressing  $\blacktriangle/\checkmark$  button, select **solid field level**. Press  $\blacktriangleright$  button to increase or  $\blacktriangleleft$  button to decrease the solid field level. Solid field level can be adjusted between 0 and 64.

#### adc calibration

Not used for this model.

#### initial APS

By pressing  $\blacktriangle/\checkmark$  button, select **initial APS**. Initial aps is selected **on** or **off**. If initial aps is wanted on startup, this item should be made on.

#### factory reset

By pressing ▲/▼ button, select **factory reset**. Press "**OK**" button to return to the factory setting values.

# 13.3. deinterlacer menu

By pressing "◀/▶" buttons select the third icon. **deinterlacer** menu appears on the screen.



#### blank expansion

By pressing  $\blacktriangle/\checkmark$  button, select **blank expansion**. Blank expansion can be set to **on** or **off** by pressing  $\checkmark/\triangleright$  button.

#### dcti

Digital colour transition improvement: By pressing ▲/▼ button, select **dcti**. DCTI can be adjusted between **0** and **255** by pressing </▶ button.

#### dlti

Digitial luma transition improvement: By pressing  $\blacktriangle/\checkmark$  button, select **dlti**. DLTI can be adjusted between **0** and **255** by pressing  $\blacktriangleleft/\triangleright$  button.

#### luminance peaking

By pressing  $\blacktriangle/\checkmark$  button, select **luminance peaking**. Luminance peaking can be set to **on** or **off** by pressing  $\blacktriangleleft/\triangleright$  button.

#### film mode

By pressing  $\blacktriangle/\checkmark$  button, select film mode. Film mode speed can be set to on or off by pressing  $\checkmark/\triangleright$  button.



#### film mode speed

By pressing  $\blacktriangle/\checkmark$  button, select film mode speed. Film mode speed can be set to 0, 1, 2 or 3 by pressing  $\blacktriangleleft/\triangleright$  button.

#### vof

video on film. By pressing  $\triangleleft/\lor$  button, select **vof**. VOF can be set to **on** or **off** by pressing  $\triangleleft/\lor$  button.

#### bad cut

By pressing ▲/▼ button, select **vof**. Bad cut can be set to **on** or **off** by pressing **◄**/▶ button.

#### nr threshold

By pressing  $\blacktriangle/\checkmark$  button, select **nr threshold**. Nr threshold can be set to **low** or **high** by pressing  $\checkmark/\triangleright$  button.

#### noise reduction

By pressing  $\triangleleft/\lor$  button, select **noise reduction**. Noise reduction can be adjusted between **0** and **255** by pressing  $\triangleleft/\triangleright$  button.

#### lai level

By pressing ▲/▼ button, select lai level. Lai level can be set to 0, 1 or 2 by pressing </▶ button.

#### sharpness

By pressing  $\triangleleft/\checkmark$  button, select **sharpness**. Sharpness can be adjusted between **0** and **255** by pressing  $\triangleleft/\triangleright$  button.

#### sparkle

By pressing ▲/▼ button, select **sparkle**. Sparkle can be adjusted between **0** and **255** by pressing **4**/▶ button.

# 13.4. Service menu factory reset values

|              | SERVICE MENU           |                           |
|--------------|------------------------|---------------------------|
|              | BLANK COLOR            | black                     |
|              | SCART PRESCALE         | 14                        |
| DISPLAY      | NICAM PRESCALE         | 35                        |
|              | FM/AM PRESCALE         | 16                        |
|              | SUBWOOFER CORNER       | 5                         |
|              | SUBWOOFER LEVEL        | 32                        |
|              | AGC                    | 16                        |
|              | COLOR TEMPERATURE      | 5500                      |
|              | COLOR TEMPERATURE-USER | 5500                      |
|              | VIDEO FORMAT           | AUTO                      |
| CALIBRATION  | COLOR SPACE            | RGB                       |
| CALIBRATION  | TEST PATTERN           | None                      |
|              | COLOR COMPONENTS       | All                       |
|              | SOLID FIELD LEVEL      | 33                        |
|              | INITIAL APS            | on                        |
|              | BLACK EXPANSION        |                           |
|              | DCTI                   |                           |
|              | DLTI                   |                           |
|              | LUMINANCE PEAKING      |                           |
|              | FILM MODE              | These values are not      |
|              | FILM MODE SPEED        | recorded, for this reason |
| DEINTERLACER | VOF                    | they are adjusted to a    |
|              | BAD CUT                | specified value.          |
|              | NR THRESHOLD           |                           |
|              | NOISE REDUCTION        |                           |
|              | LAI LEVEL              |                           |
|              | SHARPNESS              |                           |
|              | SPARKLE                |                           |





#### 02/08/2005



#### 02/08/2005



26" TFT TV Service Manual











26" TFT TV Service Manual

| VIDEU DECODI | Author  |       |               |   |
|--------------|---|-------|---------------|---|
| UE/ IE/ 2004 | MUSTAFA YATIR<br>VESTEL R&D<br>MANISA, TURKEY | Sheet | 08<br>18/2004 | 5 |
|              |   | 02/0  | JU/2000       | , |





26" TFT TV Service Manual

#### 02/08/2005